## SIMATIC S5

## S5-100U <br> Programmable Controller

System Manual

CPU 100/102/103

EWA 4NEB 812 6120-02b

Edition 04

STEP $\circledR^{\circledR}$ SINEC $®$ and SIMATIC $®$ are registered trademarks of Siemens AG. LINESTRA® is a registered trademark of the OSRAM Company.
Subject to change without prior notice.
The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders will be liable for damages. All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

## Copyright© Siemens AG 1992

## Introduction

The SIMATIC S5 System Family ..... 1
Technical Description ..... 2
Installation Guidelines ..... 3
Start-Up and Program Tests ..... 4
Diagnostics and Troubleshooting ..... 5
Addressing ..... 6
Introduction to STEP 5 ..... 7
STEP 5 Operations ..... 8
Integrated Blocks and Their Functions ..... 9
Interrupt Processing ..... 10
Analog Value Processing ..... 11
The Integral Real-Time Clock, for CPU 103 and Higher ..... 12
Connecting the S5-100U to SINEC L1 ..... 13
Module Spectrum ..... 14
Function Modules ..... 15
Appendices ..... A/B/C
Index

## Contents

Page
xv
How to Use This Manual
1 The SIMATIC S5 System Family ..... 1-1
2 Technical Description2-1
2.1 Programmable Controller Design ..... 2-1
2.2 Principle of Operation for the Programmable Controller ..... 2-3
2.2.1 Functional Units ..... 2-3
2.2.2 Mode of Operation for the External I/O Bus ..... 2-6
3 Installation Guidelines3-1
3.1 Installing S5-100U Components ..... 3-1
3.1.1 Assembling a Tier3-1
3.1.2 Multi-Tier Expansion ..... 3-5
3.1.3 Cabinet Mounting ..... 3-7
3.1.4 Vertical Mounting ..... 3-8
3.2 Wiring ..... 3-9
3.2.1 Connection Methods: Screw-Type Terminals and Crimp Snap-in ..... 3-9
3.2.2 Connecting the Power Supply to the S5-100U ..... 3-12
3.2.3 Connecting Digital Modules ..... 3-13
3.2.4 Connecting the Digital Input/Output Module ..... 3-18
3.3 Electrical Configuration ..... 3-20
3.3.1 Electrical Configuration for the $\mathrm{S} 5-100 \mathrm{U}$ ..... 3-20
3.3.2 Electrical Configuration with External I/Os ..... 3-21
3.3.3 Non-Floating and Floating Configurations ..... 3-25
3.4 Wiring Arrangement, Shielding, and Measures to Guard against Electromagnetic Interference ..... 3-29
3.4.1 Running Cables Inside and Outside a Cabinet ..... 3-29
3.4.2 Running Cables Outside Buildings ..... 3-30
3.4.3 Equipotential Bonding ..... 3-31
3.4.4 Shielding Cables3-32
3.4.5 Special Measures for Interference-Free Operation ..... 3-33
Page
4
Start-Up and Program Tests4-1
4.1 Operating Instructions ..... 4-1
4.1.1 CPU Operator Panel ..... 4-1
4.1.2 Operating Modes ..... 4-1
4.1.3 Performing an Overall Reset on the Programmable Controller ..... 4-2
4.2 Starting Up a System ..... 4-3
4.2.1 Suggestions for Configuring and Installing the Product ..... 4-3
4.2.2 Procedures for Starting Up the Programmable Controller ..... 4-4
4.3 Loading the Program into the Programmable Controller ..... 4-5
4.4 Backing Up the Program ..... 4-7
4.4.1 Backing Up the Program on a Memory Submodule ..... 4-7
4.4.2 Function of the Back-Up Battery ..... 4-8
4.5 Program-Dependent Signal Status Display "STATUS" ..... 4-8
4.6 Direct Signal Status Display "STATUS VAR" ..... 4-9
4.7 Forcing Outputs, "FORCE", for CPU 103 and Higher ..... 4-10
4.8 Forcing Variables, "FORCE VAR" ..... 4-10
4.9 Search Function ..... 4-11
4.10 Program Check, for CPU 103 and Higher ..... 4-11
5 Diagnostics and Troubleshooting ..... 5-1
5.1 Indication of Errors by LEDs5-1
5.2 CPU Malfunctions ..... 5-15.2.1 "ISTACK" Analysis Function5-1
5.2.2 Interrupt Analysis ..... 5-4
5.2.3 Errors during Program Copying5-5
5.2.4 Explanation of the Mnemonics Used in "ISTACK" ..... 5-6
5.3 Program Errors ..... 5-8
5.3.1 Locating the Error Address ..... 5-8
5.3.2 Tracing the Program with the "BSTACK" Function ..... 5-11
$5.4 \quad$ I/O Faults ..... 5-12
5.5 System Parameters ..... 5-12
5.6 The Last Resort ..... 5-13
Page
6 Addressing6-1
6.1 Slot Numbering ..... 6-1
6.2 Digital Modules ..... 6-4
6.3 Analog Modules ..... 6-5
6.4 Combined Input Modules and Output Modules ..... 6-6
6.4.1 Output Modules with Error Diagnostics6-6
6.4.2 Digital Input/Output Module, 16 Inputs, 16 Outputs, 24 V DC for All CPUs Version 8MA02 and Higher and for CPU 102, Version 8MA01, Revision 5 and Higher ..... 6-7
6.4.3 Function Modules ..... 6-7
6.5 The Structure of Process Image Input and Output Tables ..... 6-86.5.1 Accessing the Process Image Input Table (PII)6-10
6.5.2 Accessing the Process Image Output Table (PIQ) ..... 6-11
6.6 Interrupt Process Images Tables and Time-Controlled Program Processing in OB13 for CPU 103, Version 8MA02 and Higher ..... 6-12
6.6.1 Accessing the Interrupt PII ..... 6-12
6.6.2 Accessing the Interrupt PIQ ..... 6-14
6.7 RAM Address Assignments ..... 6-15
7 Introduction to STEP 5 ..... 7-17.1 Writing a Program
7.1.1 Methods of Representation ..... 7-17-1
7.1.2 Operand Areas ..... 7-3
7.1.3 Circuit Diagram Conversion ..... 7-37.2 Program Structure
7.2.1 Linear Programming ..... 7-47-4
7.2.2 Structured Programming
7.3 Block Types 7-7
7.3.1 Organization Blocks7-9
7.3.2 Program Blocks ..... 7-11
7.3.3 Sequence Blocks, for CPU 103 and Higher ..... 7-11
7.3.4 Function Blocks ..... 7-11
7.3.5 Data Blocks ..... 7-16
7.4 Program Processing ..... 7-18
7.4.1 Program Processing with CPU 102 ..... 7-19
7.4.2 START-UP Program Processing ..... 7-24
7.4.3 Cyclic Program Processing ..... 7-26
7.4.4 Time-Controlled Program Processing, for CPU 103 Version 8MA02 and Higher ..... 7-28
7.4.5 Interrupt-Driven Program Processing, for CPU 103 Version 8MA02 and Higher ..... 7-29
7.5 Processing Blocks ..... 7-30
7.5.1 Changing Programs ..... 7-30
7.5.2 Changing Blocks ..... 7-30
7.5.3 Compressing the Program Memory ..... 7-30
7.6 Number Representation ..... 7-31
8 STEP 5 Operations ..... 8-1
8.1 Basic Operations ..... 8-1
8.1.1 Boolean Logic Operations
8.1.1 Boolean Logic Operations ..... $8-2$
$8-7$
8.1.3 Load and Transfer Operations
8.1.3 Load and Transfer Operations ..... 8-10 ..... 8-10
8.1.4 Timer Operations
8.1.4 Timer Operations ..... 8-15 ..... 8-15
8.1.5 Counter Operations
8.1.5 Counter Operations ..... 8-30
8.1.7 Arithmetic Operations
8.1.7 Arithmetic Operations ..... 8-31 ..... 8-31
8.1.8 Block Call Operations
8.1.8 Block Call Operations ..... 8-33 ..... 8-33
8.1.9 Other Operations
8.1.9 Other Operations ..... 8-38 ..... 8-38
8.2 Supplementary Operations
8.2 Supplementary Operations ..... 8-39 ..... 8-39
8.2.1 Load Operation, for CPU 103 and Higher
8.2.1 Load Operation, for CPU 103 and Higher ..... 8-40 ..... 8-40
8.2.2 Enable Operation, for CPU 103 and Higher
8.2.2 Enable Operation, for CPU 103 and Higher ..... 8-41 ..... 8-41
$\begin{array}{ll}\text { 8.2.3 } & \text { Bit Test Operations, for } \\ \text { 8.2.4 } & \text { Digital Logic Operations }\end{array}$ ..... 8-44
8.2.5 Shift Operations
8.2.5 Shift Operations ..... 8-48 ..... 8-48
8.2.6 Conversion Operations
8.2.6 Conversion Operations ..... 8-50 ..... 8-50
8.2.7 Decrement/Increment, for CPU 103 and Higher
8.2.7 Decrement/Increment, for CPU 103 and Higher ..... 8-53
8.2.9 "DO" Operation, for CPU 103 and Higher
8.2.9 "DO" Operation, for CPU 103 and Higher ..... 8-54 ..... 8-54
8.2.10 Jump Operations
8.2.10 Jump Operations ..... 8-56 ..... 8-56
8.2.11 Substitution Operations, for CPU 103 and Higher
8.2.11 Substitution Operations, for CPU 103 and Higher ..... 58 ..... 58
8.3 System Operations, for CPU 103 and Higher
8.3 System Operations, for CPU 103 and Higher ..... 8-64 ..... 8-64
8.3.1 Set Operations
8.3.1 Set Operations ..... -64 ..... -64
Load and Transfer Operations
Load and Transfer Operations ..... 8-67
8.3.4 Other Operations
8.3.4 Other Operations ..... 8-68 ..... 8-68
8.4 Condition Code Generation
8.4 Condition Code Generation ..... 8-69 ..... 8-69
8.5 Sample Programs
8.5 Sample Programs ..... 8-71 ..... 8-71
8.5.1 Momentary-Contact Relay/Edge Evaluation
8.5.1 Momentary-Contact Relay/Edge Evaluation ..... 8-71
8.5.3 Clock/Clock-Pulse Generator
8.5.3 Clock/Clock-Pulse Generator ..... 8-73 ..... 8-73
Page
9 Integrated Blocks and Their Functions ..... 9-1
9.1 Assigning Internal Functions to DB1, for CPU 103 Version 8MA03 and Higher ..... 9-1
9.1.1 Configuration and Default Settings for DB1 ..... 9-1
9.1.2 Setting the Address for the Parameter Error Code in DB1 ..... 9-2
9.1.3 Assigning Parameters in DB1 ..... - 4
9.1.4 Rules for Setting Parameters in DB1 ..... 9-6
9.1.5 How to Recognize and Correct Parameter Errors ..... 9-9
9.1.7 Reference Guide for Setting Parameters in DB1 ..... 9-10
9.1.8 Defining System Characteristics in DB1 ..... 9-11
9.2 Integrated Function Blocks, for CPU 102 Version 8MA02 and Higher ..... 9-11
9.2.1 Code Converter: B4 - FB240 - ..... 9-12
9.2.2 Code Converter : 16-FB241 - ..... 9-12
9.2.3 Multiplier : 16 - FB242 ..... 9-13
9.2.4 Divider: 16 - FB243 ..... 9-13
9.2.5 Analog Value Conditioning Modules FB250 and FB251 ..... 9-14
9.3 Integrated Organization Blocks ..... 9-14
9.3.1 Scan Time Triggering OB31, for CPU 103 and Higher ..... 9-14
9.3.2 Battery Failure OB34 ..... 9-14
9.3.3 OB251 PID Algorithm, for CPU 103 Version 8MA02 and Higher ..... 9-15
10 Interrupt Processing10-1
10.1 Interrupt Processing with OB2, for CPU 103 Version 8MA02 and Higher ..... 10-1
10.2 Calculating Interrupt Reaction Times ..... 10-5
11 Analog Value Processing11-1
11.1 Analog Input Modules11-1
11.2 Connecting Current and Voltage Sensors to Analog Input Modules ..... 11-1
11.2.1 Voltage Measurement with Isolated or Non-Isolated Thermocouples ..... 11-2
11.2.2 Two-Wire Connection of Voltage Sensors ..... 11-3
11.2.3 Two-Wire Connection of Current Sensors ..... - 4
11.2.4 Connection of Two-Wire and Four-Wire Transducers ..... 11-4
11.2.5 Connection of Resistance Thermometers ..... 11-6
11.3 Start-Up of Analog Input Modules ..... 11-7
11.4 Analog Value Representation of Analog Input Modules ..... 11-11

Page
11.5 Analog Output Modules ..... 11-19
11.5.1 Connection of Loads to Analog Output Modules ..... 11-19
11.5.2 Analog Value Representation of Analog Output Modules ..... 11-20
11.6 Analog Value Conversion: Function Blocks FB250 and FB251 ..... 11-22
11.6.1 Reading in and Scaling an Analog Value - FB250 ..... 11-22
11.6.2 Outputting of Analog Values - FB251 - ..... 11-25
12 The Integral Real-Time Clock, for CPU 103 Version 8MA02 and Higher ..... 12-1
12.1 Function ..... 12-1
12.2 Setting Parameters in DB1, for CPU 103 Version 8MA03 and Higher ..... 12-2
12.2.1 Defaults ..... 12-2
12.2.2 Reading the Current Clock Time and the Current Date ..... 12-3
12.2.3 DB1 Parameters Used for the Integral Real-Time Clock ..... 12-4
12.3 Programming the Integral Real-Time Clock in DB1, for CPU 103 Version 8MA03 and Higher ..... 12-5
12.3.1 Setting the Clock in DB1 ..... 12-5
12.3.2 Setting the Prompt Time in DB1 ..... 12-6
12.3.3 Setting the Operating Hours Counter in DB1 ..... 12-7
12.3.4 Entering the Clock Time Correction Factor in DB1 ..... 12-7
12.4 Structure of the Clock Data Area ..... 12-8
12.5 Structure of the Status Word and How to Scan It ..... 12-12
12.6 Setting Parameters for the Clock Data Area and the Status Word in the System Data Area ..... 12-15
12.7 Programming the Integral Real-Time Clock in the User Program ..... 12-21
12.7.1 Reading and Setting the Clock ..... 12-21
12.7.2 Programming the Prompt Function ..... 12-25
12.7.3 Programming the Operating Hours Counter ..... 12-30
12.7.4 Entering the Clock Time Correction Factor ..... 12-35
Page
13 Connecting the S5-100U to SINEC L1, for CPU 102 and Higher ..... 13-1
13.1 Connecting the Programmable Controllers to the L1 Bus Cable ..... 13-1
13.2 Setting Parameters in the Programmable Controller for Exchanging Data ..... 13-1
13.2.1 How to Program in a Function Block, for CPU 102 and Higher ..... 13-2
13.2.2 Setting Parameters in DB1, for CPU 103 and Higher ..... 13-5
13.3 Coordinating Data Exchange in the Control Program ..... 13-7
13.3.1 Sending Data
13-8
13.3.2 Receiving Data13-913.3.3 Programming the Messages in a Function Block13-11
14 Module Spectrum ..... 14-1
14.1 General Technical Specifications ..... 14-3
14.2 Power Supply Modules ..... 14-4
14.3 Central Processing Units ..... 14-7
14.4 Bus Units ..... 14-10
14.5 Interface Modules ..... 14-14
14.6 Digital Modules ..... 14-16
14.6.1 Digital Input Modules ..... 14-16
14.6.3 Digital Input/Output Modules ..... 14-36
14.7 Analog Modules ..... 14-38
14.7.1 Analog Input Modules ..... 14-38
14.7.2 Analog Output Modules ..... 14-56
15 Function Modules
15-115.1 Comparator Module $2 \times 1$ to $20 \mathrm{~mA} / 0.5$ to 10 V15-1
15.2 Timer Module $2 \times 0.3$ to 300 s ..... 15-4
15.3 Simulator Module ..... 15-7
15.4 Diagnostic Module ..... 15-9

## Page

15.5 Counter Module $2 \times 0$ to 500 Hz ..... 15-12
15.6 Counter Module 25/500 kHz ..... 15-17
15.6.1 Installation Guidelines ..... 15-20
15.6.2 Data Transfer ..... 15-25
15.6.3 Functional Description of the Counter Mode ..... 15-27
15.6.4 Functional Description of the Position Decoder ..... 15-29
15.6.5 Entering New Setpoints for the Counter and Position Decoder ..... 15-38 ..... 15-3915.6.6 Addressing
15.7 Closed-Loop Control Module IP 262 ..... 15-41
15.8 IP 263 Positioning Module ..... 15-45
15.9 IP 264 Electronic Cam Controller Module ..... 15-49
15.10 IP 265 High Speed Sub Control ..... 15-52
15.11 Positioning Module IP 266 ..... 15-55
15.12 Stepper Motor Control Module IP 267 ..... 15-59
15.13 Communications Modules ..... 15-62
15.13.1 Printer Communications Module CP 521 ..... 15-62
15.13.2 Communications Module CP 521 BASIC ..... 15-65

## Appendices

A Operations List, Machine Code and List of Abbreviations ..... A-1
A. 1 Operations List ..... A - 1
A.1.1 Basic Operations ..... A - 1
A.1.2 Supplementary Operations ..... A - 8
A.1.3 System Operations, for CPU 102 and Higher ..... A - 13
A.1.4 Evaluation of CC 1 and CC 0 ..... A - 14
A. 2 Machine Code Listing ..... A-15
A. 3 List of Abbreviations ..... A - 18
B Dimension Drawings ..... B - 1
C Active and Passive Faults in Automation Equipment ..... C-1
D Information for Ordering Accessories ..... D - 1
E Reference Materials ..... E-1
F Siemens Addresses Worldwide ..... F - 1
Index

## How to Use This System Manual

The S5-100U is a programmable controller for lower and intermediate performance ranges. It meets all the requirements for a modern programmable controller. To use this controller optimally, you need detailed information.

In this system manual we have attempted to present this information as completely and as well organized as possible. Certain information is repeated in various chapters so that you do not have to leaf through the manual to find what you need.

This How to Use This System Manual section gives you information that will make it easier for you to find what you need. This section explains how the manual is organized.

## Contents of This System Manual

- Hardware Description (Chapters 1, 2, and 3) These chapters describe the controllers: how they fit into the SIMATIC® S5 family of programmable controllers, how they function, and how you install them.
- Start-Up Information (Chapters 4, 5, and 6)

These chapters summarize the information you need to start up your programmable controller. These chapters describe how the hardware and software influence each other.

- The Programming Language of the Programmable Controllers (Chapters 7, 8, and 9) These chapters describe the structure, operations, and structuring aids of the STEP® 5 programming language.
- Functions of the Programmable Controllers (Chapters 10, 11, 12, 13)

Each of these chapters contains a complete description of a particular function, from wiring to programming. Subjects include analog value processing, counter and interrupt inputs, integral clock, and the programmable controller as a SINEC® L1 slave.

- Module Spectrum (Chapters 14 and 15)

These chapters contain information about all the currently available S5-100U modules that you can use to expand your controller. Chapter 15, Function Modules, includes the modules that require an extensive description (i. e., more than just technical specifications).

- Overviews (Appendices)

In these chapters you will find not only a complete list of operations but also dimension drawings, a description of errors that may occur during operation of the programmable controller, maintenance and repair procedures, a list of accessories, and reference literature about programmable controllers.

You will find correction pages at the end of the system manual. Use them to indicate any corrections, additions, or suggestions for improvement you might have. Send these suggestions to us. They will help us to improve the next edition of this system manual.

## Conventions

This system manual is organized in menu form to make it easier for you to find information. This means the following:

- Each chapter is marked with printed tabs.
- At the front of the system manual is an overview page that lists the title of each chapter. Following this page, you will find a table of contents.
- At the beginning of each chapter is a table of contents for that chapter. Each chapter has three level headings that are numbered. The fourth level heading is not numbered but appears in boldface type.
- Pages, figures, and tables are numbered separately for each chapter. On the back of the table of contents for each chapter you will find a list of the figures and tables that appear in that chapter.

This system manual employs the following specific structuring devices:

- Specific terms have characteristic abbreviations (e. g., programmer is PG). Appendix A contains a list of abbreviations.
- Footnotes are marked with a raised number (e. g., "1") or a raised asterisk ("*"). You will find the corresponding explanations in the lower margin of the page or under a figure or table if the footnote appears in one of these.
- Lists are designated with bullets (• as in this particular listing) or with hyphens (-).
- Cross references are indicated as follows: (see section 7.3.2). There are no references to specific page numbers.
- Dimensions in drawings are indicated in millimeters and inches.
- Value ranges are indicated as follows: 17 to 21 or 17-21.
- Especially important information appears in framed boxes such as the following:


You will find definitions for the terms "Warning," "Danger," "Caution," and "Note" in the SafetyRelated Guidelines for the User at the end of the introduction.

## Changes Made to the Second Edition of the S5-100U System Manual (Order Number: 6ES5 998-0UB22)

S5-100U System Manual (Order Number 6ES5 998-OUB23) has been completely revised:

- The format was adapted to the other system manuals in the SIMATIC S5 family.
- The contents were updated and reorganized.

Some of the functions of CPU $\mathbf{1 0 3}$ have been expanded:

- The default settings (default parameters) for DB1 have been integrated into CPU 103 version 8MA03. This feature makes it easier for you to use the internal CPU functions. The following chapters were included or completely revised in the system manual:
- Chapter 9 "Integrated Blocks and Their Functions"
- Chapter 12 "Integral Real-Time Clock, for CPU 103 Version 8MA02 and Higher"
- Chapter 13 "Connecting the S5-100U to SINEC L1, for CPU 102 and Higher"
- The execution times of some operations have been reduced considerably, compared to the "old" CPU 103. For the new execution times refer to the list of operations in Appendix A.

The $\mathbf{S 5 - 1 0 0 U}$ system has been expanded to include an additional module:

- The "Communications Module CP 521 BASIC" is described in section 15.10.2.


## Changes Made to the Third Edition of the S5-100U System Manual (Order Number: 6ES5 998-0UB23)

The contents were updated.

## Training

Siemens offers a wide range of training courses for SIMATIC S5 users. Contact your Siemens representative for more information.

## Safety-Related Guidelines for the User

This document provides the information required for the intended use of the particular product. The documentation is written for technically qualified personnel.
Qualified personnel as referred to in the safety guidelines in this document as well as on the product itself are defined as follows.

- System planning and design engineers who are familiar with the safety concepts of automation equipment.
- Operating personnel who have been trained to work with automation equipment and are conversant with the contents of the document in as far as it is connected with the actual operation of the plant.
- Commissioning and service personnel who are trained to repair such automation equipment and who are authorized to energize, de-energize, clear, ground, and tag circuits, equipment, and systems in accordance with established safety practice.


## Danger Notices

The notices and guidelines that follow are intended to ensure personal safety, as well as protect the products and connected equipment against damage.
The safety notices and warnings for protection against loss of life (the users or service personnel) or for protection against damage to property are highlighted in this document by the terms and pictograms defined here. The terms used in this document and marked on the equipment itself have the following significance.

## Danger

indicates that death, severe personal injury or substantial property damage will result if proper precautions are not taken.

## Caution

indicates that minor personal injury or property damage can result if proper precautions are not taken.

## Warning

indicates that death, severe personal injury or substantial property damage can result if proper precautions are not taken.

## Note

contains important information about the product, its operation or a part of the document to which special attention is drawn.

## Proper Usage

## Warning

- The equipment/system or the system components may only be used for the applications described in the catalog or the technical description, and only in combination with the equipment, components, and devices of other manufacturers as far as this is recommended or permitted by Siemens.
- The product will function correctly and safely only if it is transported, stored, set up, and installed as intended, and operated and maintained with care.

Figures
1-1 Members of the SIMATIC S5 System Family .......................... 1 - 1

## 1 The SIMATIC S5 System Family

The programmable controllers (PLCs) in the SIMATIC S5 family offer economical solutions to simple control tasks and to complex computer functions.


AUT 91 FE 1016

Figure 1-1. Members of the SIMATIC S5 System Family

The S5-100U programmable controller is one of the smallest and most economical of the programmable controllers in the SIMATIC S5 family. The S5-100U is especially suited for small automation tasks. It is economical to use these programmable controllers if you want to replace more than five control relays.

The S5-100U has the following features:

- Modular Design

Depending on the CPU you use, the S5-100U allows you to have a maximum of 448 digital inputs and outputs. It is suitable for machine control and for process automation and monitoring on a medium scale. The S5-100U allows a broad expansion capability with various types of modules to adapt optimally to a control task.

- Rugged, Lightweight Design

All of the modules you can use with the S5-100U are block-type modules that are small, rugged, and easy to use. The modules operate without fans. None of these modules has electromagnetically sensitive electronics. The modules are plugged into bus units and screwed tightly so that they are vibration-proof.

The bus units snap onto a standard mounting rail. You can configure the S5-100U in one or more tiers and configure it vertically or horizontally. The S5-100U offers such a wide range of configuration possibilities that you can use it in rough and difficult operating conditions.

- Simple Programming

The programming language is STEP 5 and its comprehensive operations set. It provides three different methods of representation, - four, if you have a CPU 103 or higher.

You can use any of the $U$ series programmers to program your S5-100U, or you can load programs from memory submodules.

2 Technical Description
2.1 Programmable Controller Design ................................... 2 - 1
2.2 Principle of Operation for the Programmable Controller ......... 2 - 3
2.2.1 Functional Units ................................................ 2-3
2.2.2 Mode of Operation for the External I/O Bus

Figures
2-1 The S5-100U

| $2-$ | 1 |
| :--- | :--- | :--- |
| $2-$ | 3 |
| $2-$ | 5 |
| $2-$ | 5 |
| $2-$ | 6 |
| $2-$ | 7 |

Tables
2-1 Retentive and Non-Retentive Operands
2-5
2-2 Number of Bits per Module in the Shift Register
2-8

## 2 Technical Description

This chapter describes the design and principle of operation for the S5-100U programmable controller and its accessories.

### 2.1 Programmable Controller Design

The S5-100U belongs to the SIMATIC S5 range of programmable controllers. The S5-100U consists of various functional units (modules) that you can combine according to the task you want to perform.


Figure 2-1. The S5-100U

## (1) Power supply module (PS 930)

This module is required if 24 V DC is not available for the CPU.
(2) Central processing unit (CPU)

The CPU scans the control program. In the event of a power failure, a backup battery located in the battery compartment saves the memory contents (9).
The control program can be stored in a memory submodule.
The CPU has a serial port, and you can connect a programmer, an operator panel, or a SINEC L1 bus to it.

## Input/output modules

Input/output modules transfer information between the CPU and such process peripherals as sensors, actuators, and transducers. You can use the following types of input/output modules with your S5-100U:

- Digital input modules and digital output modules (4, 8, and 16/16 channel)
- Use these modules for simple control tasks involving signal states "0" and "1" only.
- Analog input modules and analog output modules
- Use these modules to record and generate such variable quantities as currents and voltages.
- Timer module
- Use this module to set various times without having to change the program.
- Counter module
- Use this module to count pulses up to 500 Hz . You can input comparison values without having to change the program.
- High-speed counter/position detection module
- Use the high-speed counter to record high-speed counter pulses of $25 / 500 \mathrm{kHz}$. You can use this module for position detection in a positioning task.
- Comparator module
- This module makes it possible for you to monitor preset comparison values, such as for current and voltage.
- Simulator module
- Use this module to generate digital input signals or to display digital output signals.
- Diagnostic module
- Use this module to check the function of the I/O bus.
- Communications module (CP)
- Use this module to output message texts with the date and clock time to a connected printer. You can also use this module to connect to external systems.
- Intelligent I/O module (IP)
- Use these intelligent input/output modules for such special tasks as temperature control and positioning tasks.

Bus units with terminal blocks (Crimp-snap-in or SIGUT, screw type)
Use bus units to connect the CPU to input/output modules. You can plug two input/output modules into a single bus unit.

## Interface modules (IM)

Use these modules to assemble your $\mathrm{S} 5-100 \mathrm{U}$ in a multi-tier configuration.

## Standard mounting rail

Mount your programmable controller on the standard mounting rail.

### 2.2 Principle of Operation for the Programmable Controller

The remainder of this chapter explains how your S5-100U processes your program.

### 2.2.1 Functional Units



I/O modules

* Beginning with CPU 103, version 8MA02

Figure 2-2. Functional Units of the S5-100U

## Program Memory (EPROM/EEPROM)

In order to safely store the control program outside of your S5-100U, you must store it on an EPROM or EEPROM memory submodule (see section 4.4).
Programs that are available on a memory submodule (EPROM or EEPROM) can be copied to the internal program memory (see section 4.3). This internal program memory is a reserved area of the CPU's internal RAM memory.

The internal RAM memory has the following characteristics:

- The memory contents can be changed quickly.
- Memory contents are lost when there is a supply voltage failure and there is no battery backup.


## Operating System (ROM)

The operating system contains system programs that determine how the user program is executed, how inputs and outputs are managed, how the memory is divided, and how data is managed.
The operating system is fixed and cannot be changed.

## Process Image Tables (PII, PIQ)

Signal states of input and output modules are stored in the CPU in "process image tables". Process image tables are reserved areas in the RAM of the CPU.

Input and output modules have the following separate image tables:

- Process image input table (PII)
- Process image output table (PIQ)


## Serial Interface

You can connect programmers, operator panels, and monitors to the serial port (cable connector).
You can use the serial port to connect your S5-100U as a slave to the SINEC L1 local area network.

## Timers, Counters, Flags

The CPU has timers, counters, and flags available internally that the control program can use. The program can set, delete, start, and stop the timers and counters. The time and count values are stored in reserved areas of the RAM memory.

There is another area in the RAM memory where information such as intermediate results can be stored as flags. You can address the flags by bits, bytes, or words.

If battery backup is available, then some of the flags and counters remain in the internal RAM memory even if the supply voltage fails or your $\mathrm{S} 5-100 \mathrm{U}$ is switched off. These flags and counters are retentive.

Table 2-1 gives information about the number and retentive characteristics (the internal memory contents are retained/are not retained) of these timers, counters, and flags.

Table 2-1. Retentive and Non-Retentive Operands

| Operand | Retentive | Non-Retentive |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CPU 100 | CPU 102 | CPU 103 |
| Flags | 0.0 to 63.7 | 64.0 to 127.7 | 64.0 to 127.7 | 64.0 to 255.7 |
| Counters | 0 to 7 | 8 to 15 | 8 to 31 | 8 to 127 |
| Timers |  | 0 to 15 | 0 to 31 | 0 to 127 |

## Arithmetic Unit

The arithmetic unit (ALU) consists of two accumulators, ACCU 1 and 2 . The accumulators can process byte and word operations.

| Load <br> information <br> from the PII. | $\longrightarrow$Process <br> information <br> in ACCU 1 and ACCU 2. | Transfer <br> information <br> to the PIQ. |
| :--- | :--- | :--- |

Figure 2-3. Example of an Arithmetic Logic Unit's Mode of Operation
Accumulator Design


Figure 2-4. Accumulator Design

## Processor

According to the control program, the processor calls statements in the program memory in sequence and executes them. It processes the information from the PII and takes into consideration the values of internal timers and counters as well as the signal states of internal flags.

## External I/O Bus

The I/O bus is the electrical connection for all signals that are exchanged between the CPU and the S5-100U modules in a programmable controller.

### 2.2.2 Mode of Operation for the External I/O Bus

The S5-100U has a serial bus for the transfer of data between the CPU and the I/O modules. This serial bus has the following characteristics:

- The modular design permits optimal adaptation to the particular control task.
- No addresses have to be set on the I/O modules.
- A terminating resistor connector is not required.
- Direct access to individual modules is not possible.

A number of shift registers moves the data (Figure 2-5).
Four data bits and one check bit for bus monitoring are assigned to each slot in the bus unit. All modules requiring more than four data bits have their own shift register and therefore do not have to use the shift register of the particular slot.


Figure 2-5. Structure of the External I/O Bus

## Data Cycle

Prior to a program scan, the external I/O bus transfers current information from the input modules to the process image input table (PII). At the same time, information contained in the process image output table (PIQ) is transferred to the output modules.


Figure 2-6. Data Cycle

Interrupt Data Cycle, for CPU 103 version 8MA02 and higher
There is an interrupt input data cycle prior to each time-controlled or interrupt-driven program scan.
Before a time-controlled program scan, current information about the input modules is read into the interrupt PII. Before an interrupt-driven program scan, interrupt inputs on slots 0 and 1 only are read into the interrupt PII.

Following a time-controlled program scan, there is not an interrupt output data cycle until data has been moved into the interrupt PIQ via a transfer operation (see section 6.6.2).
Information is output from the interrupt PIQ to the output modules during an interrupt output data cycle. The PIQ is updated.

## Length of the Shift Register

The total length of the shift register is obtained from the sum of the data bits of all plugged-in modules and of the empty slots. The check bit is not counted
You must know the length of the shift register to be able to determine the data cycle time. Data cycle time is $25 \mu \mathrm{~s}$ x number of data bits.

Table 2-2. Number of Bits per Module in the Shift Register

| Plugged-in Module | Number of Data Bits |
| :--- | :---: |
| Diagnostic module or vacant slot | 4 |
| 4-channel digital input and output modules | 4 |
| 500 Hz comparator module, 500 Hz timer module, | 4 |
| 500 Hz counter module | 32 |
| 25 KHz counter module | 8 |
| 8-channel digital input and output modules | 16 |
| Digital input and output module, 16 inputs/16 outputs | 8 |
| Simulator module | $16^{*}$ |
| Analog modules for each activated channel | 64 |
| CP 521, IP 262, IP 266, IP 267 |  |
| Refer to the individual manuals for information on other modules. |  |

* This does not apply to the 466-8MC11 analog input module (8 data bits).

The CPU specifies the maximum length of the shift register in a particular configuration.

- CPU 100: 256 data bits, 128 (max.) of these from analog modules
- CPU 102: 480 data bits, 256 (max.) of these from analog modules
- CPU 103: 704 data bits, 512 (max.) of these from analog modules


## Note

If the maximum expansion allowed is exceeded, the $\mathrm{S} 5-100 \mathrm{U}$ goes into the STOP mode. The "PEU" bit (I/O not ready) is set in the ISTACK.

## Examples:

a) CPU 100: This CPU lets you operate six digital modules (8-channel) and two analog modules (4-channel):

$$
[6 \times 8+2 \times(4 \times 16)]=48+128<256
$$

b) CPU 100: This CPU does not let you use three digital modules (8-channel) with three analog modules (4-channel) because the maximum permissible number of analog data bits would be exceeded:

$$
[3 \times 8+3 \times(4 \times 16)]=24+192<256
$$

c) CPU 102: This CPU lets you operate seven digital modules (8-channel) and four analog modules (4-channel):

$$
[7 \times 8+4 \times(4 \times 16)]=56+256<480
$$

d) CPU 102: This CPU does not let you use 20 digital modules (8-channel) with 5 analog modules (4-channel) because the maximum permissible number of analog data bits would be exceeded:

$$
[20 \times 8+5 \times(4 \times 16)]=160+320=480
$$

e) CPU 103: This CPU lets you operate 24 digital modules (8-channel) and eight analog modules (4-channel):

$$
[24 \times 8+8 \times(4 \times 16)]=192+512=704
$$

f) CPU 103: This CPU does not let you use 31 digital modules ( 8 -channel) with four analog modules (2-channel) because the maximum permissible number of slots would be exceeded:

$$
[31 \times 8+4 \times(2 \times 16)]=248+128<704
$$

| 3 | Installation Guidelines |  |  |
| :---: | :---: | :---: | :---: |
|  | 3.1 | Installing S5-100 Components | 3-1 |
|  | 3.1.1 | Assembling a Tier | 3-1 |
|  | 3.1.2 | Multi-Tier Expansion | 3-5 |
|  | 3.1.3 | Cabinet Mounting | 3-7 |
|  | 3.1.4 | Vertical Mounting | 3-8 |
|  | 3.2 | Wiring | 3-9 |
|  | 3.2.1 | Connection Methods: Screw-Type Terminals and | 3-9 |
|  | 3.2.2 | Connecting the Power Supply to the S5-100U | 3-12 |
|  | 3.2.3 | Connecting Digital Modules | 3-13 |
|  | 3.2.4 | Connecting the Digital Input/Output Module | 3-18 |
|  | 3.3 | Electrical Configuration | 3-20 |
|  | 3.3.1 | Electrical Configuration for the S5-100U | 3-20 |
|  | 3.3.2 | Electrical Configuration with External I/Os | 3-21 |
|  | 3.3.3 | Non-Floating and Floating Configurations | 3-25 |
|  | 3.4 | Wiring Arrangement, Shielding, and Measures to Guard against Electromagnetic Interference | 3-29 |
|  | 3.4.1 | Running Cables Inside and Outside a Cabinet | 3-29 |
|  | 3.4.2 | Running Cables Outside Buildings | 3-30 |
|  | 3.4.3 | Equipotential Bonding | 3-31 |
|  | 3.4.4 | Shielding Cables | 3-32 |
|  | 3.4.5 | Special Measures for Interference-Free Operation | 3-33 |

## Figures

3-1 Mounting the PS 930 Power Supply Module ..... 3-2
3-2 Removing Bus Units ..... 3-3
3-3 Coding System to Prevent an Inadvertent Interchange of Modules ..... 3-4
3-4 Interconnecting Tiers with Interface Modules (6ES5 316-8MA12) ..... 3-5
3-5 Multi-Tier Configuration in a Cabinet with theIM 316 Interface Module (6ES5 316-8MA12)3-7
3-6 Cabinet Mounting with a Series of Devices3-8
3-7 Vertically Mounting a Programmable Controller ..... 3-8
3-8 SIGUT/Screw-Type Connection Method ..... 3-9
3-9 Mounting the Crimp Snap-in Terminal ..... 3-10
3-10 Disconnecting a Terminal ..... 3-11
3-11 Connecting a Power Supply Module and a CPU ..... 3-12
3-12 Two-Wire Connection of a Sensor to Channel 2 ..... 3-14
3-13 Two-Wire Connection of a Lamp to Channel 3 ..... 3-15
3-14 Connecting a Sensor to Channel 4 ..... 3-16
3-15 Connecting a Lamp to Channel 6 ..... 3-17
3-16 Front View of the Digital I/O Module with a Crimp Snap-In Connector (simplified view and not true to scale) ..... 3-18
3-17 Connecting a Sensor and a Load to Digital Input/Output Module 482 ..... 3-19
3-18 Configuration Possibility: S5-100U with 115/230 V AC Power Supply for Programmable Controller, Sensors, and Actuators ..... 3-22
3-19 Configuration Possibility: S5-100U with 24 V DC Power Supply (with Safe Electrical Isolation According to DIN VDE 0160) for Programmable Controller, Sensors, and Actuators ..... 3-23
3-20 Non-Grounded Operation; 24 V DC Power Supply (with Safe Electrical Iso- lation According to DIN VDE 0160) for Programmable Controller and I/Os ..... 3-24
3-21 Example: Non-Floating Connection of I/Os to the S5-100U ..... 3-25
3-22 Simplified Representation of a Non-Floating I/O Connection ..... 3-26
3-23 Simplified Representation of a Galvanically Isolated Connection of the $\mathrm{I} / \mathrm{Os}$ to the S5-100U ..... 3-27
3-24 A Simplified Representation of a Floating I/O Connection ..... 3-28
3-25 Laying Equipotential Bonding Conductor and Signal Label ..... 3-31
3-26 Fixing Shielded Cables with Various Types of Cable Clamps ..... 3-33
3-27 Wiring Coils ..... 3-33
3-28 Measures for Suppressing Interference from Fluorescent Lamps in the Cabinet ..... 3-34

## Tables

| 3-1 | Installing, Removing, and Changing S5-100U Components | 3 |
| :---: | :---: | :---: |
| 3-2 | Connecting the Load Voltage | 3-13 |
| 3-3 | Rules for Common Running of Lines | 3-29 |

## 3 Installation Guidelines

### 3.1 Installing S5-100U Components

Except for the I/O module, all of the S5-100U components are mounted on standard mounting rails in accordance with DIN EN 50022-35×15. Mount the rails on a metal plate to obtain the same reference potential.
Bus units with a SIGUT/screw-type, or crimp snap-in connection method have different heights.
If you install, remove, or change any parts of your S5-100U system, your system must be in the state indicated in Table 3-1.

Table 3-1. Installing, Removing, and Changing S5-100U Components

| Installing, Removing, and <br> Changing: | S5-100U <br> Power Status | S5-100U <br> Operating Mode | Load <br> Voltage |
| :---: | :---: | :---: | :---: |
| I/O modules | X | STOP | OFF |
| Bus units <br> Interface modules | Power OFF | X | X |
| CPU power supply | Power supply <br> voltage OFF | X | X |

$\mathrm{X}=$ not relevant

### 3.1.1 Assembling a Tier

You need the following components to configure the S5-100U:

- Power supply module
- Central processing unit
- Bus units
- I/O modules

If you do not have a 24 V DC power supply, you must have a power supply module.
Mount the first module on the extreme left end of the standard mounting rail. Add other modules to the right of the first module.

## Mounting the PS 930 Power Supply Module

The backplane design makes it easy to attach this module to the standard mounting rail.

1. Hook the module onto the standard mounting rail.
2. Swing the module back until the slide snaps into place (see Figure 3-1).


Figure 3-1. Mounting the PS 930 Power Supply Module

## Removing the PS 930 Power Supply Module

1. Turn off the $115 \mathrm{~V} / 230 \mathrm{~V}$ AC power supply.
2. Remove the connections between the CPU and the power supply module.
3. Use a screwdriver to press down on the slide on the bottom of the module.
4. Swing the module up and out of the standard mounting rail.

## Mounting the Central Processing Unit

Follow the same procedure you used to mount the PS 930 power supply module (see Figure 3-1).

1. Hook the CPU onto the rail and to the right of the power supply module.
2. Swing the CPU back until the slide snaps into place.

## Removing the CPU

1. Remove the $I / O$ module located at slot " 0 ".
2. Pull the connection (ribbon cable) between the CPU and the first bus unit.
3. Pull the connections between the CPU and the power supply module.
4. Use a screwdriver to press down on the slide on the bottom of the module.
5. Swing the module up and out of the standard mounting rail.

## Mounting Bus Units

Use the same procedures to mount the bus unit that you used to mount both the power supply module and the CPU. Hooks are located on the sides of each bus unit. These hooks are used to connect bus units to each other and to connect bus units to the CPU.

## Connecting Bus Units to Each Other or to the CPU

1. Pull the ribbon cable connector located on the top left of the bus unit out of its holder.
2. Plug the connector either into the receptacle located on the right side of the CPU or into the receptacle of the adjacent bus unit located on the left (see Figure 3-2).

## Removing Bus Units

1. Pull the connections to the neighboring bus units or to the CPU.
2. Use a screwdriver to press down on the slide.
3. Swing the module up and out of the standard mounting rail.


Figure 3-2. Removing Bus Units

## Plugging Input and Output Modules into the Bus Units

Before you plug in an input or output module, you must set the bus unit's coding element to match the module type.

## Setting the Coding Element

An identification number is printed on the front plate of every I/O module. Depending on the particular module type, the number is between two and eight. There is a white mechanical coding key located on the back of each module. The position of the coding key is determined by the module type and cannot be changed. The bus unit has a mating component for each key, a white rotating coding element or "lock" (see Figure 3-3).

Use a screwdriver to set the "lock" on the bus unit to the corresponding l/O module code number.


Figure 3-3. Coding System to Prevent an Inadvertent Interchange of Modules

The 6ES5 788-8MA11 simulator module does not have a coding key. You can plug in this simulator module in place of any module.

## Attaching I/O Modules

1. Hook the module onto the top of the bus unit.
2. Swing the module down onto the bus unit.
3. Press the module down firmly.
4. Tighten the hold-down screw on the front of the module to attach the module to the bus unit.

## Removing I/O Modules

Remove the hold-down screw and swing the module up and out of the bus unit.

### 3.1.2 Multi-Tier Expansion

If it is not possible to have all of the modules located on one tier, you can expand the configuration up to four tiers. You may use a maximum of 16 bus units. It does not matter how many bus units are mounted on a tier. You need one interface module per tier to interconnect the tiers.

Install an interface module as you would install a bus unit. You must connect each interface module to the last bus unit via the ribbon cable.

Use the IM 315 interface module for two-tier configurations. The IM 315 consists of two modules permanently connected to each other via a $0.5-\mathrm{m}$ (20-in.) cable.

Use the IM 316 interface modules for multi-tier configurations. Use the 712-8 connecting cable to connect the IM 316 interface modules (Order No. 6ES5 712-8...).

The standard mounting rails must have a common reference potential if they are mounted in difierent cabinets.


Figure 3-4. Interconnecting Tiers with Interface Modules (6ES5 316-8MA12)

## Installing an Interface Module

1. Hook the interface module to the standard mounting rail.
2. Swing the interface module back until the slide on the bottom snaps into place on the rail.
3. Use the ribbon cable to connect the module to the last bus unit.
4. Use connecting cable 712-8 to join the two interface modules.
5. Connect the cable to the "out" socket on the programmable controller tier and to the "in" socket on the expansion tier.
6. Securely screw the connecting cable plugs in place. Use two screws for each connecting cable plug.

## Removing an Interface Module

1. Only for the IM 316: Remove the hold-down screws from the plugs and remove the connecting cable.
2. Remove the connecting ribbon cable from the adjacent bus unit.
3. Use a screwdriver to press down on the slide located on the bottom of the interface module.
4. Swing the module up and out of the standard mounting rail.

### 3.1.3 Cabinet Mounting

Make sure that the S5-100U, the power supply, and all modules are well grounded. Mount the S5-100U on a metal plate to help prevent noise. There should be electrical continuity between the grounded enclosure and the mounting rails. Make sure that the system is bonded to earth.

You can use the 8LW system or the 8LX system mounting plates (see Catalog NV 21).
Adequate ventilation and heat dissipation are important to the proper operation of the system. You must have at least 210 mm ( 8.3 in .) between each mounting rail (see Figures in Appendix B) for proper ventilation.

Always locate the power supply and the CPU on the lowest tier to ensure better heat dissipation. To measure cabinet ventilation, define the total heat loss by calculating the sum of all typical heat losses (see Catalog ST 52.1).


Figure 3-5. Multi-Tier Configuration in a Cabinet with the IM 316 Interface Module (6ES5 316-8MA12)


Figure 3-6. Cabinet Mounting with a Series of Devices

### 3.1.4 Vertical Mounting

You can also mount the standard mounting rails vertically and then attach the modules one over the other. Because heat dissipation by convection is less effective in this case, the maximum ambient temperature allowed is $40^{\circ} \mathrm{C}\left(104^{\circ} \mathrm{F}\right)$.

Use the same minimum clearances for a vertical configuration as for a horizontal configuration.
You must install a clamp (see Catalog SA 2) on the lower end of the programmable controller tier to hold the modules mechanically in position.


Figure 3-7. Vertically Mounting a Programmable Controller

### 3.2 Wiring

### 3.2.1 Connection Methods: Screw-Type Terminals and Crimp Snap-in

## SIGUT Screw-Type Terminal

When using screw-type terminals, you can clamp two cables per terminal. It is best to use a $3.5-\mathrm{mm}$ screwdriver to tighten the screws.

Permissible cable cross-sections are:

- A stranded conductor with a core end sleeve:
- A solid conductor:
$2 \times 0.5$ to $1.5 \mathrm{~mm}^{2}$
$2 \times 0.5$ to $2.5 \mathrm{~mm}^{2}$


Figure 3-8. SIGUT/Screw-Type Connection Method

## Crimp Snap-in Terminals

Bus units using the crimp snap-in connection method have the same height as the CPU.
You can connect stranded conductors with a cross-section of 0.5 to $1.5-\mathrm{mm}^{2}$ to these terminals.

## Connecting the Contact to the Terminal Block

Refer to Figure 3-9 and perform the following steps to connect the contact to the terminal block.

1. Remove the module that is plugged into the bus unit.
2. Use a screwdriver to press down on the terminal block (1).
3. Swing the terminal block up. The rear side is now visible (2).
4. Push the contact into the desired opening until the locating spring engages.

- Caution: The spring must point into the slot.

5. Pull lightly on the cable to make certain that the contact is properly engaged.
6. Swing the terminal block back into its original position.
7. Press up on the terminal block until it snaps into position.


Figure 3-9. Mounting the Crimp Snap-In Terminal

## Disconnecting a Terminal

1. Position the terminal block as is shown in Figure 3-10.
2. Insert the extraction tool into the slot beside the terminal so that you can compress the barb.
3. Position the cable in the groove on the extraction tool and pull out both the tool and the cable.
4. Realign the deformed barb so that you can use the terminal again.


Figure 3-10. Disconnecting a Terminal
$\qquad$

### 3.2.2 Connecting the Power Supply to the S5-100U

## Power Supply Module

1. Set the voltage selector to the supply voltage you are using.
2. Swing up the protective cover.
3. Connect the supply cable to terminals $\mathrm{L} 1, \mathrm{~N}$ and $\underset{=}{\perp}$ (see Figure 3-11).
4. Close the protective cover.


Figure 3-11. Connecting a Power Supply Module and a CPU
$115 / 230$ V AC power supply modules can be operated with a load voltage of 120/230 V AC.

## CPU

1. Connect the $L+$ and $M$ terminals of the PS 931 power supply module to the corresponding terminals on the CPU (see Figure 3-23).
2. Connect the $\frac{1}{=}$ terminal of the CPU to the standard mounting rail.

### 3.2.3 Connecting Digital Modules

All I/O modules are plugged into bus units. Connect the I/O modules to the terminal blocks of the bus units. The connections illustrated in this section are of the screw terminal type (SIGUT connection method).

You can also use the crimp snap-in connection method described in section 3.2.1. In both cases, the terminal assignments are marked on the terminal blocks.

The assignments listed in Table 3-2 always apply for connecting the load voltage.
Table 3-2. Connecting the Load Voltage

| Load Voltage | Terminal 1 | Terminal 2 |
| :---: | :---: | :---: |
| 24 V DC | $\mathrm{L}+$ | M |
| $115 / 230 \mathrm{~V} \mathrm{AC}$ | L 1 | N |

* $115 / 230 \mathrm{~V}$ AC digital modules can be operated with a load voltage of $120 / 230 \mathrm{~V} \mathrm{AC}$.


## Note

For digital outputs, energy is temporarily stored in an internal capacitor for about 100 ms after the L+ supply is switched off.
Please note that this energy may be sufficient to activate low-rating loads (e.g., pulse valves) for a triggered output.
$\qquad$

## Connecting Four-Channel Digital Modules

All of these modules are designed for a two-wire connection. You can therefore wire directly to the sensor or output field device. An external distribution block is not required.

The four channels of a module are numbered from . 0 through .3. (Numbers .4 through .7 are only significant for the ET 100 distributed I/O system.) Each channel has a pair of terminals on the terminal block.

The terminal assignments and the connection diagram are printed on the front plate of the module.

## Connecting Four-Channel Input Modules

Example: Connecting a sensor to channel 2 (address I 3.2) on the input module in slot 3 (see Figure 3-12)


Figure 3-12. Two-Wire Connection of a Sensor to Channel 2

## Connecting Four-Channel Output Modules

Example: Connecting a lamp to channel 3 (address Q 1.3) on the output module in slot 1 (see Figure 3-13)


Figure 3-13. Two-Wire Connection of a Lamp to Channel 3
$\qquad$

## Connecting Eight-Channel Digital Modules

These modules do not have a two-wire connection. You therefore need an external distribution block.

The eight channels of a module are numbered from . 0 through .7. One terminal on the terminal block is assigned to each channel. The terminal assignment and the connection diagram are printed on the front plate of the module.

## Connecting Eight-Channel Input Modules

The sensors must be connected to terminal 1 via the L+ terminal block.
Example: Connecting a sensor to channel 4 (address I 3.4) on an input module in slot 3 (see Figure 3-14)


Figure 3-14. Connecting a Sensor to Channel 4

## Connecting Eight-Channel Output Modules

The actuators must be connected to terminal 2 via the M (negative) terminal block. This does not apply to the digital output module $8 \times 5$ to 24 V DC/0.1 A (see section 14.6.2).

Example: Connecting a lamp to channel 6 (address output Q 5.6) on an output module in slot 5 (see Figure 3-15)


Figure 3-15. Connecting a Lamp to Channel 6

### 3.2.4 Connecting the Digital Input/Output Module

Use only slots 0 through 7 when you plug the module into the bus unit. Use a 40 -pin cable connector with a screw-type connection or crimp snap-in connection for wiring. The module does not have a two-wire connection. You must therefore use an external distribution block.

Every channel is assigned a terminal on the 40 -pin connector. The channel numbers are printed on the front plate.

The 16 channels on the input side $(\mathbb{N})$ are numbered from $n .0$ through $n .7$ and from $n+1.0$ through $\mathrm{n}+1.7$. The 16 channels on the output side (OUT) are numbered from n. 0 through n .7 and from $\mathrm{n}+1.0$ through $\mathrm{n}+1.7$. " n " is the start address of the slot. Slot 0 , for example, has the start address of $\mathrm{n}=64$ (see chapter 6).


40-pin crimp snap-in connector

Figure 3-16. Front View of the Digital I/O Module with a Crimp Snap-In Connector (simplified view and not true to scale)

Example: The start address for the modules is 65.3. Inputs and outputs have the same address. A sensor is to be connected to input I 64.4 and a lamp to output Q 7.3.
Figure 3-17 illustrates the wiring on the front connector.


Figure 3-17. Connecting a Sensor and a Load to Digital Input/Output Module 482

## Note

Chapter 11 describes how to connect analog modules.

### 3.3 Electrical Configuration

### 3.3.1 Electrical Configuration for the S5-100U

## Power Supply

The entire control for the S5-100U consists of the following separate electrical circuits:

- Control circuit for the S5-100U (24 V DC)
- Control circuit for the sensors (24 V DC)
- Load circuit for the actuators ( 24 V DC or $115 / 230 \mathrm{~V} \mathrm{AC}$ )


## Control Circuit

The power source for the control circuit supplies the CPU, the bus units, the programmer interface, and the internal control circuits for the I/O modules. When the incoming supply is $24 \mathrm{VDC} / 1 \mathrm{~A}$, the PS 931 power supply module provides an internal supply of +9 V up to a total of 1 A current input to the I/O modules. The grounding spring on the CPU forces the control circuit to be connected to the standard mounting rail. The grounding spring must also be protected from interference. The grounding spring must be grounded.

## Load Circuit

The power source for the load circuit supplies the actuators of the process peripherals.
It is suggested that you use one of the following for a 24 V DC power supply:

- The PS 931 power supply module (see Chapter 14)
- A Siemens load power supply from the 6EV1 series (see Appendix D)

If you use load power supplies other than the recommended ones, make certain that the load voltage is in the range of 20 to 30 V (including ripple).

## Note

If you use a switched-mode power supply unit to supply floating analog modules and BEROs, then this supply must be filtered through a network.

You can connect several mutually independent load circuits adjacent to each other on a single programmable controller. These connections can either be non-floating or floating (see section 3.3.3).

### 3.3.2 Electrical Configuration with External I/Os

Figures 3-18, 3-19, and 3-20 display different configuration possibilities. Pay attention to the following points when you design your configuration. The numbers appearing in parentheses in the following points refer to the numbers in Figures 3-18 to 3-20.

- You must have a main switch (1) in accordance with VDE 0100 for your S5-100U, the sensors, and the actuators.
- You do not need an additional fuse (2) to connect your S5-100U and the load circuit to power if your radial lines are a maximum of 3 meters ( 9.84 feet) long and are inherently earth-fault proof and short-circuit proof.
- You need a load power supply (3) for 24 V DC load circuits.
- You need a back-up capacitor (rating: $200 \mu \mathrm{~F}$ per 1 A of load current) if you have nonstabilized load power supplies.
- If you have AC load circuits, galvanic isolation via a transformer (4) is recommended.
- You should ground the load circuit at one end. Provide a removable connection (5) to the ground conductor on the load power supply (terminal M ) or on the isolating transformer. - You must provide earth-fault monitoring for any non-grounded load circuits.
- You must separately fuse ( 6 and 7 ) the load voltage for sensor circuits and for actuator circuits.
- You must connect the standard mounting rail of the S5-100U to the ground conductor through a capacitor ( $\mathbf{8}$, to suppress high-frequency noise) for a non-grounded configuration.
- You must have a low-resistance connection between the standard mounting rail and the cabinet's chassis ground (10) for a grounded configuration.
- You need a power fuse (9) to protect against a short-circuit occurring in the power supply.


230 V AC
Figure 3-18. Configuration Possibility: S5-100U with 115/230 V AC Power Supply for Programmable Controller, Sensors, and Actuators


Figure 3.19 Configuration Possibility: S5-100U with 24 V DC Power Supply (with Safe Electrical Isolation According to DIN VDE 0160) for Programmable Controller, Sensors, and Actuators


Figure 3-20. Non-Grounded Operation; 24 V DC Power Supply (with Safe Electrical Isolation According to DIN VDE 0160) for Programmable Controller and I/Os

Interference voltages are discharged to the ground conductor (PE) via a capacitor. You can prevent static charges by connecting a high-ohmic resistor (approx. $100 \mathrm{k} / \mathrm{W}$ ) parallel to the capacitor.

### 3.3.3 Non-Floating and Floating Configurations

The S5-100U is powered by its own control circuit. The I/Os are powered by the load circuit.
The circuits can either be connected to the same grounding point (non-floating) or galvanically isolated (floating).

## Example of a Non-Floating Connection of Digital Modules

A 24 V DC load circuit has the same chassis grounding as the control circuit of the CPU.


Figure 3-21. Example: Non-Floating Connection of I/Os to the S5-100U

The common chassis grounding connection makes it possible for you to use reasonably priced nonfloating I/Os. These modules function according to the following principles.

- Input modules
- The ground line, line M (control circuit chassis) is the reference potential. A voltage drop $\mathrm{V}_{1}$ on line affects the input signal level $\mathrm{V}_{\mathrm{l}}$.
- Output modules
- Terminal $2(\mathrm{M})$ of the terminal block is the reference potential. A voltage drop $\mathrm{V}_{2}$ on the line raises the chassis potential of the output driver and thus reduces the resulting control voltage $\mathrm{V}_{\mathrm{CV}}$.

Figure 3-22 shows a simplified connection of the S5-100U with a non-floating external I/O.


Figure 3-22. Simplified Representation of a Non-Floating I/O Connection

When you have a non-floating configuration, you must make certain that the voltage drop on cables and does not exceed 1 V . If 1 V is exceeded, the reference potentials could change and the modules could malfunction.

## Warning

If you use non-floating I/O modules, you must provide an external connection between the chassis ground of the non-floating I/O module and the chassis ground of the CPU.

## Example of a Floating Configuration with Digital Modules

Floating configuration is required in the following situations.

- When you need to increase interference immunity in the load circuits
- When load circuits cannot be interconnected
- When you have AC load circuits

If you have a floating configuration, the PLC's control circuit and the load circuit must be galvanically isolated.

Figure 3-23 shows a simplified connection of galvanically isolated I/Os.


Figure 3-23. Simplified Representation of a Galvanically Isolated Connection of the I/Os to the $\mathbf{S 5 - 1 0 0 U}$
$\qquad$

Figure 3-24 shows a simplified schematic for the connection of floating I/O modules.


Figure 3-24. A Simplified Representation of a Floating I/O Connection
$\qquad$

### 3.4 Wiring Arrangement, Shielding and Measures against Electromagnetic Interference

This section describes the wiring arrangements for bus cables, signal cables, and power supply cables that guarantee the electromagnetic compatibility (EMC) of your installation.

### 3.4.1 Running Cables Inside and Outside a Cabinet

Dividing the lines into the following groups and running the groups separately will help you to achieve electromagnetic compatibility (EMC).

Group A: Shielded bus and data lines (for programmer, OP, printer, SINEC L1, Profibus, Industrial Ethernet, etc.)
Shielded analog lines
Unshielded lines for DC voltage 60 V
Unshielded lines for AC voltage 25 V
Coaxial lines for monitors
Group B: Unshielded lines for DC voltage $>60 \mathrm{~V}$ and 400 V Unshielded lines for AC voltage > 25 V and 400 V

Group C: Unshielded lines for AC voltage > 400 V
You can use the following table to see the conditions which apply to the running of the various combinations of line groups.

Table 3-3. Rules for Common Running of Lines

|  | Group A | Group B | Group C |
| :--- | :--- | :--- | :--- |
| Group A |  |  |  |
| Group B |  |  |  |
| Group C |  |  |  |

Legend for table:
Lines can be run in common bundles or cable ducts
Lines must be run in separate bundles or cable ducts (without minimum distance)
Inside cabinets, lines must be run in separate bundles or cable ducts and outside cabinets but inside buildings, lines must be run on separate cable trays with a gap of a least of 10 cm between lines.

### 3.4.2 Running Cables Outside Buildings

Run lines outside buildings where possible in metal cable supports. Connect the abutting surfaces of the cable supports galvanically with each other and ground the cable supports.

When you run cables outdoors, you must observe the regulations governing lightning protection and grounding. Note the general guidelines:

## Lightning Protection

If cables and lines for SIMATIC S5 devices are to be run outside buildings, you must take measures to ensure internal and external lightning protection.

Outside buildings run your cables either

- In metal conduits grounded at both ends
or
- In steel-reinforced concrete cable channels

Protect signal lines from overvoltage by using:

- Varistors
or
- Lightning arresters filled with inert gas

Install these protective elements at the point where the cable enters the building.

## Note

Lightning protection measures always require an individual assessment of the entire system. If you have any questions, please consult your local Siemens office or any company specializing in lightning protection.

## Grounding

Make certain that you have sufficient equipotential bonding between the devices.
$\qquad$

### 3.4.3 Equipotential Bonding

Potential differences may occur between separate sections of the system if

- Programmable controllers and I/Os are connected via non-floating interface modules or
- Cables are shielded at both ends but grounded via different sections of the system.

Potential differences may be caused, for instance, by differences in the system input voltage. These differences must be reduced by means of equipotential bonding conductors to ensure proper functioning of the electronic components installed.

Note the following for equipotential bonding:

- A low impedance of the equipotential bonding conductor makes equipotential bonding more efficient.
- If any shielded signal cables connected to earth/protective earth at both ends are laid between the system sections concerned, the impedance of the additional equipotential bonding conductor must not exceed $10 \%$ of the shield impedance.
- The cross-section of the equipotential bonding conductor must be matched to the maximum compensating currents. The following cross-sections are recommendable:
- $16 \mathrm{~mm}^{2}$ copper wire for equipotential bonding line up to 200 m ( 656.2 ft ).
- $25 \mathrm{~mm}^{2}$ copper wire for equipotential bonding line over 200 m ( 656.2 ft ).
- Use equipotential bonding conductors made of copper or zinc-plated steel. Equipotential bonding conductors are to be connected to earth/protective earth via a large contact area and to be protected against corrosion.
- The equipotential bonding conductor should be laid in such a way as to achieve a relatively small contact area between equipotential bonding conductor and signal cables (see Figure 3-25).


Figure 3-25. Laying Equipotential Bonding Conductor and Signal Cable

### 3.4.4 Shielding Cables

Shielding is a measure to weaken (attenuate) magnetic, electric or electromagnetic interference fields.

Interference currents on cable shields are discharged to ground over the shield bar which has a conductive connection to the housing. So that these interference currents do not become a source of noise in themselves, a low-resistance connection to the protective conductor is of special importance.

Use only cables with shield braiding if possible. The effectiveness of the shield should be more than $80 \%$. Avoid cables with foil shielding since the foil can easily be damaged by tension and pressure; this leads to a reduction in the shielding effect.

As a rule, you should always shield cables at both ends. Only shielding at both ends provides good suppression in the high frequency range.

As an exception only, you can connect the shielding at one end. However, this attenuates only the lower frequencies. Shielding at one end can be of advantage in the following cases:

- If you cannot run an equipotential bonding conductor
- If you are transmitting analog signals (e.g. a few microvolts or microamps)
- If you are using foil shields (static shields).

Always use metallic or metalized connectors for data lines for serial connections. Secure the shield of the data line at the connector housing. Do not connect the shield to the PIN1 of the connector strip!
In the case of stationary operation, you are recommended to insulate the shielded cable without interrupt and to connect it to the shield/protective ground bar.

## Note

If there are potential differences between the earthing points, a compensating current can flow over the shielding that is connected at both ends. For this reason, connect an additional equipotential bonding conductor.
$\qquad$

Note the following when connecting the cable shield:

- Use metal cable clamps for fixing the braided shield. The clamps have to enclose the shield over a large area and make good contact (see Figure 3-26).
- Connect the shield to a shield bar immediately at the point where the cable enters the cabinet. Route the shield to the module; do not connect it to the module.


Figure 3-26. Fixing Shielded Cables with Various Types of Cable Clamps

### 3.4.5 Special Measures for Interference-Free Operation

## Arc Suppression Elements For Inductive Circuits

Normally, inductive circuits (e.g. contactor or relay coils) energized by SIMATIC S5 do not require to be provided with external arc suppressing elements since the necessary suppressing elements are already integrated on the modules.

It only becomes necessary to provide arc supressing elements for inductive circuits in the following cases:

- If SIMATIC S5 output circuits can be switched off by additionaly inserted contactors (e.g. relay contactors for EMERGENCY OFF). In such a case, the integral suppressing elements on the modules become ineffective.
- If the inductive circuits are not energized by SIMATIC S5.

You can use free-wheeling diodes, varistors or RC elements for wiring inductive circuits.


Wiring coils activated by alternating current


Figure 3-27. Wiring Coils

## Mains Connection for Programmers

Provide a power connection for a programmer in each cabinet. The plug must be supplied from the distribution line to which the protective ground for the cabinet is connected.

## Cabinet Lighting

Use, for example, LINESTRA® lamps for cabinet lighting. Avoid the use of fluorescent lamps since these generate interference fields. If you cannot do without fluorescent lamps, you must take the measures shown in Figure 3.28.


Figure 3-28. Measures for Suppressing Interference from Fluorescent Lamps in the Cabinet

## 4 Start-up and Program Tests

4.1 Operating Instructions ..... 4-1
4.1.1 CPU Operator Panel ..... 4-1
4.1.2 Operating Modes ..... 4-1
4.1.3 Performing an Overall Reset on the Programmable Controller ..... 4-2
4.2 Starting Up a System ..... 4-3
4.2.1 Suggestions for Configuring and Installing the Product ..... 4-3
4.2.2 Procedures for Starting Up the Programmable Controller ..... 4-4
4.3 Loading the Program into the Programmable Controller ..... 4-5
4.4 Backing Up the Program ..... 4-7
4.4.1 Backing Up the Program on a Memory Submodule ..... 4-7
4.4.2 Function of the Back-Up Battery ..... 4-8
4.5 Program-Dependent Signal Status Display "STATUS" ..... 4-8
4.6 Direct Signal Status Display "STATUS VAR" ..... 4-9
4.7 Forcing Outputs, "FORCE", for CPU 103 and Higher ..... 4-10
4.8 Forcing Variables, "FORCE VAR" ..... 4-10
4.9 Search Function ..... 4-11
4.10 Program Check, for CPU 103 and Higher ..... 4-11

Figures

| 4-1 | CPU Operator Panel | 4-1 |
| :---: | :---: | :---: |
| 4-2 | Procedure for Loading the Program Automatically | 4-5 |
| 4-3 | Procedure for Loading the Program Manually | 4-6 |
| 4-4 | Procedure for Backing Up the Program on a Memory Submodule | 4-7 |
| 4-5 | "STATUS" Test Function | 4-9 |
| 4-6 | "STATUS VAR" Test Function | 4-9 |

Table

4-1 Starting Up the Programable Controller
$4-4$

## 4 Start-up and Program Tests

### 4.1 Operating Instructions

### 4.1.1 CPU Operator Panel



Figure 4.1 CPU Operator Panel

## ON/OFF Switch

The ON/OFF switch turns on the CPU's voltage regulators. This switch does NOT separate the voltage regulator from the $L+/ M$ terminals.

## Operating Mode Switch

Use the operating mode switch to select either the RUN or STOP operating mode. The CPU automatically goes into the START-UP mode during the transition from STOP to RUN (see section 7.4.2).

### 4.1.2 Operating Modes

## STOP Operating Mode

- The program is not executed.
- The current values for timers, counters, flags, and process image I/O tables are saved when the STOP mode begins.
- The output modules are disabled (signal status " 0 ").
- The process image I/O tables, timers, and non-retentive flags and counters are set to "zero" during the transition from STOP to RUN.


## RUN Operating Mode

- The program is processed cyclically.
- Already started timers continue to run.
- The signal states for the input modules are stored.
- The output modules are addressed.
- The RUN operating mode can also be set after an OVERALL RESET, that is, when the program memory is empty.


## START-UP Operating Mode

- The operating system processes DB1 and accepts the parameters (see section 9.1).
- Either the start-up organization block OB21 or OB22 is processed (see section 7.4.2).
- The amount of time start-up requires is not limited since the scan time monitor is not activated.
- Neither time-controlled program processing nor interrupt-driven program processing is possible.
- The input modules and output modules are disabled during start-up.


## Changing Operating Modes

A change in operating mode can be caused by the following:

- The operating mode switch - when its position is changed.
- A programmer - if the operating mode switch on the programmable controller is set to RUN.
- Malfunctions - if one occurs that causes the programmable controller to go into the STOP operating mode (see chapter 5).


### 4.1.3 Performing an Overall Reset on the Programmable Controller

You should perform an overall reset before you input a new program. An overall reset erases the following:

- The programmable controller's program memory
- All data (flags, timers, and counters)
- All error IDs


## Note

If you do not perform an overall reset, then the information indicated above is retained even if the program is overwritten.

## Manual Reset

To perform a manual overall reset, you must:

1. Set the operating mode switch to STOP.
2. Remove the battery.
3. Set the ON/OFF switch to "0".
4. Change the ON/OFF switch to " 1 ".
5. Insert the battery.

## Performing an Overall Reset with the Programmer

You can select the overall reset function from the programmer's menu line. Refer to the programmer manual.

### 4.2 Starting Up a System

The following section contains suggestions for configuring and starting up a system containing programmable controllers.

### 4.2.1 Suggestions for Configuring and Installing the Product

A programmable controller is often used as a component in a larger system. The suggestions contained in the following warning are intended to help you safely install your programmable controller.

## Warning

- Adhere to any safety and accident-prevention regulations applicable to your situation and system.
- If your system has a permanent power connection (stationary equipment) that is not equipped with an isolating switch and/or fuses that disconnect all poles, install either a suitable isolating switch or fuses in the building wiring system. Connect your system to a ground conductor.
- Before start-up, if you have units that operate using the main power supply, make sure that the voltage range setting on the equipment matches the local main power voltage.
- When using a 24 V supply, make sure to provide proper electric isolation between the main supply and the $24-\mathrm{V}$ supply. Power supply units must meet the requirements of EN 60950 or be manufactured in accordance with DIN VDE 0551/EN 60742 and DIN VDE 0160. The requirements of electromagnetic compatibility (EMC) must also be adhered to.
- Fluctuations or deviations of the supply voltage from the rated value may not exceed the tolerance limit specified in the technical data. If they do, functional failures or dangerous conditions can occur in the electronic modules or equipment.
- Take suitable measures to make sure that programs that are interrupted by a voltage dip or power failure resume proper operation when the power is restored. Make sure that dangerous operating conditions do not occur even momentarily. If necessary, force an EMERGENCY OFF.
- EMERGENCY OFF devices must be in accordance with EN 60204/IEC 204 (VDE 0113) and be effective in all operating modes of the equipment. Make certain to prevent any uncontrolled or undefined restart when the EMERGENCY OFF devices are released.
- Install power supply and signal cables so that inductive and capacitive interference can not affect the automation functions.
- Install your automation system and its operative components so as to prevent unintentional operation.
- Automation equipment can assume an undefined state in the case of a wire break in the signal lines. To prevent this, take the proper hardware and software safety measures when linking the inputs and outputs of the automation equipment.


### 4.2.2 Procedures for Starting Up the Programmable Controller

Table 4-1. Starting Up the Programmable Controller


* For the CPU 102 only: press the <COPY> key simultaneously (manual loading).


### 4.3 Loading the Program into the Programmable Controller

You can load a program from a connected programmer (online operation). When you load a program, it is transferred to the programmable controller's program memory. There are specific instructions in your programmer manual for doing this.
You can also load your program from a memory submodule, but only valid blocks can be loaded.
See section 7.5.2. The different memory submodules you can use are listed in Appendix D.
Section 4.3 describes how you can load a program from a memory submodule.


## Warning

You can connect or disconnect memory submodules only in the Power OFF mode.

## Loading the Program Automatically

Automatic loading copies the program from a memory submodule into the program memory of the CPU. You can only load valid blocks. See section 7.5.2.
Figure 4-2 shows how a program can be loaded automatically.


Figure 4-2. Procedure for Loading the Program Automatically
$\qquad$

## Loading the Program Manually

Manual loading copies the program from a memory submodule into the program memory of the CPU. If a back-up battery is installed, any program in the memory is completely erased.

You can only load valid blocks. See section 7.5.2.
Figure 4-3 shows how a program can be loaded manually.


Figure 4-3. Procedure for Loading the Program Manually

### 4.4 Backing Up the Program

A program can be backed up only if the back-up battery is connected. Backing up copies a program from the program memory of the CPU to a memory submodule. Only valid blocks are backed up. As soon as you have changed the integral, default DB1 data block, it is a valid block that can be backed up. See section 7.5.2.

### 4.4.1 Backing Up the Program on a Memory Submodule

You can use various EEPROM memory submodules to back up a program. Appendix D contains a list of the submodules you may use. Figure 4-4 illustrates how to back up a program on a memory submodule.


1) Program load time: $40 \mathrm{~s} / 1024$ statements

Figure 4-4. Procedure for Backing Up the Program on a Memory Submodule

### 4.4.2 Function of the Back-Up Battery

If the power fails or the programmable controller is turned off, the contents of the internal (retentive) memory are stored only if a back-up battery is connected. When power is recovered or when the programmable controller is turned on, the following contents are available:

- Control program and data blocks (see section 7.3.5)
- Retentive flags and count values (see section 2.2.1)
- ISTACK contents (see section 5.3]


## Note

- Insert and replace the battery while the programmable controller is turned on. Otherwise, an OVERALL RESET is required when you turn the programmable controller on.
- The lithium battery in the programmable controller has a life expectancy of at least one year.
- The yellow LED on the operator panel lights up if the battery fails.


## Warning

Do not charge lithium batteries. They could explode. Dispose of used batteries properly.

### 4.5 Program-Dependent Signal Status Display "STATUS"

This test function displays the current signal states and the Result of Logic Operations (RLO) of the individual operands during program processing.
You can use this test function to make corrections to the program.

## Note

The current signal states are displayed only in the RUN operating mode.
$\qquad$


Figure 4-5. "STATUS" Test Function
Refer to your programmer manual for information about the test function on your programmer.

### 4.6 Direct Signal Status Display "STATUS VAR"

This test function specifies the status of the operands (inputs, outputs, flags, data words, counters, or timers) at the end of program processing. You can obtain information about inputs and outputs from the process image I/O tables of the selected operands.


Figure 4-6. "STATUS VAR" Test Function
Refer to your programmer manual for information about the test function on your programmer.

### 4.7 Forcing Outputs, "FORCE", for CPU 103 and Higher

Outputs can be set directly to a desired status even without the control program. This enables you to control the wiring and functionality of output modules. This does not change the process I/O image table, but the output disable condition is cancelled.

## Note

The programmable controller must be in the STOP operating mode.

Refer to your programmer manual for information about calling up the test function on your programmer.

### 4.8 Forcing Variables, "FORCE VAR"

The process image I/O table of the operands is changed regardless of the programmable controller's operating mode. You can change the following variables: I, Q, F, T, C, and D.
The program is processed in the RUN operating mode using the changed process variables. They can be changed again during program scanning without an acknowledgement being required. The process variables are forced asynchronously to the program scanning.

## Special characteristics

- You can change the I, Q, and F variables in the process I/O image table by bits, bytes, or words.
- For the T and C variables in KM and KH format, note the following:
- For programmers with screens, you must also enter "YES" in the system commands input field in the presettings screen.
- You must be careful when you force edge trigger flags. You do not want to enable a higherorder byte inadvertently because this could give you a timer or counter value you did not set.
- The signal status display breaks off if there is an error in the format entry or operand entry. The programmer then displays the "NO FORCING POSSIBLE" message.

Refer to your programmer manual for information about the test function on your programmer.

### 4.9 Search Function

This function allows you to search for specific terms in the program and list them on the programmer's display panel. You can perform program changes at this point.

You can have search runs in the following programmer functions:

- INPUT
- OUTPUT
- STATUS

Some of the items you can search for are:

- Statements (e.g., Alo.0)
- Operands (e.g., Q 3.5)
- Labels (e.g., X 01); possible only in function blocks
- Addresses (e.g., 0006 н)


## Note

Search runs are handled differently by different programmers. The respective users guides contain extensive information about search runs.

### 4.10 Program Check, for CPU 103 and Higher

When this programmer function is called up, program scanning is stopped at a definite point. The cursor indicates this breakpoint, which is a statement in the program. The programmable controller scans the program up to the statement selected. The current signal states and the RLO up to the statement selected are displayed (as in the "STATUS" test function).

The program can be scanned section by section by shifting the breakpoint. Program scanning takes place as follows:

- All jumps in the block called are executed.
- Block calls are executed immediately. The program check is not resumed until control is returned to the calling block.

The following applies during the program check:

- The two mode LEDs are not lit.
- The program writes to the PIQ and reads out the PII.
- No process image (data cycle) is transferred.
- All outputs are set to zero.

During the program check, you can execute the following additional test and programmable controller functions from the programmer:

- Input and output (program modification possible)
- Direct signal status display (STATUS VAR)
- Forcing of outputs and variables (FORCE, FORCE VAR)
- Information functions (ISTACK, BSTACK)

If the function is aborted due to hardware faults or program errors, the programmable controller goes into the STOP mode and the red LED on the control panel of the CPU lights.

Refer to your programmer manual for information about calling up these functions on your programmer.

## 5 Diagnostics and Troubleshooting

5.1 Indication of Errors by LEDs ..... 5-1
5.2 CPU Malfunctions ..... 5-1
5.2.1 "ISTACK" Analysis Function ..... 5-1
5.2.2 Interrupt Analysis ..... 5-4
5.2.3 Errors during Program Copying ..... 5-5
5.2.4 Explanation of the Mnemonics Used in "ISTACK" ..... 5-6
5.3 Program Errors ..... 5-8
5.3.1 Locating the Error Address ..... 5-8
5.3.2 Tracing the Program with the "BSTACK" Function ..... 5-11
5.4 I/O Faults ..... 5-12
5.5 System Parameters ..... 5-12
5.6 The Last Resort ..... 5-13

## Figures

| 5-1 | Structured Program with an Illegal Statement | 5-8 |
| :---: | :---: | :---: |
| 5-2 | Addresses in the CPU's Program Memory | 5-9 |
| 5-3 | Calculating the Error Address | 5-10 |
| 5-4 | Tracing the Program with "BSTACK" | 5-11 |
| 5-5 | Analyzing the Cause of a Fault in the I/Os | 5-12 |

## Tables

| 5-1 | Error Indication and Error Analysis | 5-1 |
| :---: | :---: | :---: |
| 5-2 | ISTACK Output (Bytes 1 to 16) | 5-2 |
| 5-3 | Interrupt Analysis | 5-4 |
| 5-4 | Errors when Copying | 5-5 |
| 5-5 | Meaning of the Remaining ISTACK Bits | 5-6 |
| 5-6 | Mnemonics Used for the Interrupt Display | 5-7 |

## 5 Diagnostics and Troubleshooting

### 5.1 Indication of Errors by LEDs

The programmable controller's operator panel will show you if your device is not functioning correctly (see Table 5-1).

Table 5-1. Error Indication and Error Analysis

| Error Indication | Error Analysis |
| :--- | :--- |
| CPU in STOP <br> Red LED lights | CPU malfunction <br> Use the programmer to execute an interrupt analysis <br> (see section 5.2). |
| CPU in STOP <br> Red LED flashes | Error when loading or backing up the program <br> Use the programmer to execute an interrupt analysis <br> (see section 5.2). |
| CPU in RUN <br> Green LED lights <br> Faulty operation | Program error <br> (see section 5.3) <br> or <br> I/O fault <br> Execute a fault analysis <br> (see section 5.4). |

If both LEDs light, your programmable controller is in the START-UP operating mode.

### 5.2 CPU Malfunctions

### 5.2.1 "ISTACK" Analysis Function

The interrupt stack is an internal CPU memory area where the causes of malfunctions are stored. If there is a malfunction, a bit in the respective byte of the memory area is set. Using the programmer, you can read out the contents of this memory area byte-by-byte.

## Calling the ISTACK

The call is made through the programmer menu in the STOP operating mode.
Refer to your programmer manual for the key sequence.

## Note

Only ISTACK bytes 1 through 6 can be output in the RUN mode. There is no cause for an interrupt to force the CPU to go into the STOP mode. The control bits are output in bytes 1 through 6 .

The following table shows which positions in the bit pattern are relevant for error diagnosis (grayshaded bits).

Table 5-2. ISTACK Output (Bytes 1 to 16)

| Byte | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Absolute Addr. | Syst. Data Word (SD) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  | $\begin{aligned} & \text { BST } \\ & \text { SCH } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{SCH} \\ & \mathrm{TAE} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ADR } \\ & \text { BAU } \end{aligned}$ |  |  |  | EAOA | SD 5 |
| 2 |  |  |  |  |  |  |  |  |  |  |
| 3 | $\begin{aligned} & \text { STO } \\ & \text { ZUS } \end{aligned}$ | $\begin{aligned} & \text { STO } \\ & \text { ANZ } \end{aligned}$ | NEU <br> STA |  | $\begin{aligned} & \text { BAT } \\ & \text { PUF } \end{aligned}$ |  |  |  | EAOC | SD 6 |
| 4 |  |  |  |  |  | AF |  |  |  |  |
| 5 |  |  | $\begin{aligned} & \text { KOPF } \\ & \text { NIN } \end{aligned}$ |  |  |  |  |  | EAOE | SD 7 |
| 6 | $\begin{aligned} & \text { KEIN } \\ & \text { AS } \end{aligned}$ | $\begin{aligned} & \text { Syin } \\ & \text { reH } \end{aligned}$ | WMEU |  |  |  |  | $\begin{aligned} & \text { UR } \\ & \text { LAD } \end{aligned}$ |  |  |
| 7 | IRRELEVANT |  |  |  |  |  |  |  |  |  |
| 8 | IRRELEVANT |  |  |  |  |  |  |  |  |  |
| 9 | STOPS |  | SUF. | TワAF | WNW | STS: | STUER |  | EBAC | SD 214 (UAW) |
| 10 | NAU |  |  | žk | S\$Sry | PEU | BAU: | AsPra |  |  |
| 11 |  |  |  |  |  |  |  |  | EBAA | SD 213 |
| 12 | ANZ1 | ANZO | OVFL |  | OR | $\begin{aligned} & \text { STA } \\ & \text { TUS } \end{aligned}$ | VKE | ERAB |  |  |
| 13 | 6 th nesting level |  |  |  |  | OR | VKE | FKT | EBA8 | SD 212 |
| 14 | IRRELEVANT |  |  |  |  |  |  |  |  |  |
| 15 | 4th nesting level |  |  |  |  | OR | VKE | FKT | EBA6 | SD 211 |
| 16 | 5 th nesting level |  |  |  |  | OR | VKE | FKT |  |  |

Table 5-2. ISTACK Output (Bytes 17 to 32) [continued]

| $\begin{aligned} & \text { Bit } \\ & \text { Byte } \end{aligned}$ | 7 |  | \% 6 | 5 | 4 | 3 | 2 | 1 | 0 | Absolute Addr. | Syst. Data Word (SD) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17 | 2nd nesting level |  |  |  |  |  | OR | VKE | FKT |  |  |
| 18 | 3rd nesting level |  |  |  |  |  | OR | VKE | FKT |  |  |
| 19 | Nesting depth (0 to 6) |  |  |  |  |  |  |  |  | EBA2 | SD 209 |
| 20 | 1st nesting level |  |  |  |  |  | OR | VKE | FKT |  |  |
| 21 | Start address of the data block (high) |  |  |  |  |  |  |  |  | EBAO | SD 208 |
| 22 | Start address of the data block (low) |  |  |  |  |  |  |  |  |  |  |
| 23 | Block stack pointer (high) |  |  |  |  |  |  |  |  | EB9E | SD 207 |
| 24 | Block stack pointer (low) |  |  |  |  |  |  |  |  |  |  |
| 25 | Stepaddress counter hight: |  |  |  |  |  |  |  |  | EB9C | SD 206 |
| 26 | Ster address counter !ownt |  |  |  |  |  |  |  |  |  |  |
| 27 | Operation register (high) |  |  |  |  |  |  |  |  | EB9A | SD 205 |
| 28 | Operation register (low) |  |  |  |  |  |  |  |  |  |  |
| 29 | ACCU 2 (high) |  |  |  |  |  |  |  |  | EB98 | SD 204 |
| 30 | ACCU 2 (low) |  |  |  |  |  |  |  |  |  |  |
| 31 | ACCU 1 (high) |  |  |  |  |  |  |  |  | EB96 | SD 203 |
| 32 | ACCU 1 (low) |  |  |  |  |  |  |  |  |  |  |

* The absolute memory address of the next statement to be processed from the faulty block is displayed. If the step address counter displays a DB1 address, then there is a DB1 parameter setting error (see section 9.1).


### 5.2.2 Interrupt Analysis

When there is an interrupt in program processing, you can use the following table to determine the cause of the error. The CPU always goes into the STOP mode.

Table 5-3. Interrupt Analysis

| ISTACK Display | Byte | Cause of Error | Remedy |
| :---: | :---: | :---: | :---: |
| ASPFA and KEIN AS and NNN and SAZ=FFFF* (CPU 102) | $\begin{gathered} 10 \\ 6 \\ 9 \\ 25 \text { and } 26 \end{gathered}$ | Error during program transfer from the PG to the PLC: <br> Overflow of the internal program memory during compilation | Shorten program. Compress memory. |
| BAU | 10 | When automatically loading the program: <br> - Battery is missing or dead and there is no valid program available on the memory submodule | Replace the battery and recreate the program, or load the program again. |
| NAU | 10 | Interruption in the power supply voltage to the CPU |  |
| NINEU | 6 | The program in the PLC memory is defective. Cause: <br> - A power failure has interrupted one of the following operations. <br> - Compress <br> - Block transfer from the PG to the PLC or memory submodule to the PLC <br> - PLC overall reset <br> - Battery has been replaced while the power was off. | Perform an overall reset and load the program again. |
| NNN | 9 | - Statement cannot be decoded. <br> - Nesting level is too high. <br> - Parameter exceeds permitted limits. | Eliminate program errors. |
| PEU | 10 | - Expansion module not connected <br> - I/O bus malfunction <br> - Maximum length of shift register exceeded <br> - Module unknown <br> - Module in wrong slot | - Check the power supply in the expansion unit. <br> - Check the connections. <br> - Check the module slots. |
| STOPS | 9 | Operating mode switch on STOP | Set to RUN |
| STS | 9 | - Software stop by statement (STP) <br> - STOP requested by programmer |  |
| STUE | 9 | Block stack overflow: the maximum block call nesting depth (16) has been exceeded. | Eliminate program errors. |
| SYS** ${ }^{\text {FEH }}$ | 10 | DB1 parameter setting error | Correct DB1. |

* SAZ = STEP address counter - The ISTACK bytes 25 and 26 read "11111111(FF)".
** Relevant only for the PG 605U and for the CPU 103, version 8MA03 and higher.

Table 5-3. Interrupt Analysis (continued)

| ISTACK <br> Display | Byte | Cause of Error | Remedy |
| :---: | :---: | :--- | :--- |
| SUF $^{*}$ | 9 | Substitution error: <br> Function block called with an incorrect actual <br> parameter | Change actual <br> parameter. |
| TRAF | 9 | Transfer error <br> Data block statement programmed with a <br> data word number larger than the data <br> block length <br> Data block statement programmed without <br> previously opening a data block | Eliminate program error <br> (see your programmer <br> manual). |
| ZYK | 10 | Scan time exceeded: <br> The program processing time exceeds the <br> set monitoring time. Causes: <br> - Program too long <br> - Interrupts too frequent | Check the program for <br> continuous loops or <br> shorten program. |

* Relevant for CPU 102, version 8MA02 and higher


### 5.2.3 Errors during Program Copying

Error message: after the $<\mathrm{COPY}>$ key is released, the red LED continues flashing.
Table 5-4. Errors when Copying

| ISTACK <br> Display | Cause of Error | Remedy |
| :---: | :--- | :--- |
| ASPFA | Loading the memory submodule into the PLC: <br> - Program on the memory submodule is too long <br> for the PLC's program memory. <br> Program on the module contains an invalid block <br> number. | Check the program on the <br> memory submodule. |
| ASPFA | Saving from the PLC to the memory submodule: <br> EEPROM memory submodule is defective or too <br> small for the program in the PLC memory. | Replace the memory <br> submodule, or use a larger <br> EEPROM memory <br> submodule. |
| ASPFA and <br> KEIN AS and <br> NNN <br> and SAZ=FFFF* <br> (CPU 102) | Internal program memory overflow during <br> compilation | Shorten program. |

* SAZ = STEP Address Counter

The ISTACK bytes 25 and 26 read "11111111(FF)"

### 5.2.4 Explanation of the Mnemonics Used in "ISTACK"

Table 5-5. Meaning of the Remaining ISTACK Bits

| ISTACK <br> Display | Byte | $\quad$ Explanation |
| :---: | :---: | :--- |
| BST SCH <br> SCH TAE <br> ADR BAU | 1 | Shift block. <br> Execute shift operation. <br> Structure address list. |
| STO ANZ <br> STO ZUS <br> BAT PUF <br> NEU STA | 3 | PLC in STOP <br> Internal control bit for STOP/RUN change <br> Battery backup available <br> PLC not yet in cycle after Power ON <br> -See bytes 9 and 10 for cause. |
| AF $^{\star}$ | 4 | Interrupt enable/enabling of time-controlled OB13 and interrupt- <br> driven OB3 |
| KOPFNI | 5 | Program contains errors. <br> Block header cannot be interpreted. |
| KEIN AS** <br> URLAD <br> SYNFEH | 6 | Not enough S5 statement memory available <br> Overall reset, program defective <br> Program contains errors. |
| ANZ 1/ANZ 0 | 12 | Condition code bits for arithmetic, logic, and shift operations. <br> OV <br> OR |
| STATUS |  |  |
| VKE |  |  |
| ERAB |  |  |$\quad$| Arithmetic overflow |
| :--- |
| ID bit of OR memory |
| Status ID of operand of last binary statement executed |
| Result of logic operation (RLO) |
| ID bit of first scan |

** relevant for CPU 103 only
** for CPU 102: $0=$ normal mode
1 = test mode

Table 5-6. Mnemonics Used for the Interrupt Display

| Mnemonics Used for the Interrupt Display | Explanation |
| :---: | :---: |
| ANZ1/ANZ0 | Condition codes for various operations (see section A.1.4) |
| ASPFA | Illegal memory submodule |
| BAU | Battery failure |
| ERAB | First scan |
| FKT | $0: O(1: A(1)$ |
| KE1...KE6 | Nesting stack entry 1 to 6 entered for A ( and O( |
| KEINAS | Insufficient S5 statement memory available |
| NAU | Power failure |
| NINEU | Cold restart not possible |
| NNN | Statement cannot be interpreted in the PLC |
| OR | OR memory (set by command "0") |
| OVFL | Arithmetic overflow (+ or -) |
| PEU | I/Os not ready: <br> - First bus unit not connected <br> - Expansion module not connected <br> - I/O bus malfunction <br> - Maximum shift register length exceeded <br> - Unknown module <br> - Module in the wrong slot |
| STATUS | STATUS of the operand of the last binary statement executed |
| STOPS | Operating mode switch on STOP |
| STS | Operation interrupted by a programmer STOP request or programmed STOP statements |
| STUE | Block stack overflow: The maximum block call nesting depth of 16 has been exceeded. |
| SUF | Substitution error |
| SYSFEH* | Error in DB1 |
| TRAF | Transfer error for data block statements: <br> - When accessing a data word even though no corresponding data block was opened or <br> - When the data word number is larger than the data block length |
| UAW | Interrupt display word |
| VKE | Result of logic operation (RLO) |
| ZYK | Scan time exceeded: the set maximum permissible program scan time has been exceeded |

Relevant only for CPU 103 version 8MA03 and higher

### 5.3 Program Errors

### 5.3.1 Locating the Error Address

The SAZ (STEP address counter) in the ISTACK (bytes 25 and 26) contains the absolute address of the STEP 5 statement in the programmable controller before which the CPU went into the STOP mode.

Use the "DIR PC" programmer function to determine the associated block start address.
Example: You have entered a control program consisting of OB1, PB0 and PB7. An illegal statement has been programmed in PB7.


Figure 5-1. Structured Program with an Illegal Statement
When it reaches the illegal statement, the CPU interrupts program scanning and enters the STOP mode with the "NNN" message. The STEP address counter is at the absolute address of the next (but not yet scanned) statement in the program memory.


Absolute addresses in the CPU's internal RAM

It is not possible to localize an error in the program on the basis of the physical address of the illegal statement. The "DIR PC" function gives the absolute start addresses of all programmed blocks.
The error can then be localized by comparing these two addresses.

STEP address counter

| Byte | Contents |
| :---: | :---: |
| 25 | EE |
| 26 | 42 |

Figure 5-2. Addresses in the CPU's Program Memory

## Calculating the Address (necessary only when using the PG 605U)

In order to be able to make program corrections, it is necessary to have the address of the statement that led to the fault referenced to the particular block (relative address).
The faulty block is found by comparing the SAZ (STEP address counter) contents and the "DIR PC" display.
The relative error address gives the difference between the SAZ value and the block start address.
Figure 5-3 gives you an example of how to calculate the relative error address.

| ISMAMSyte | 25 | 26 |
| :---: | :---: | :---: |
| STEPadiress counter | EE | 42 |

The absolute address EE42 is greater than the start address for PB7. The faulty statement is therefore in PB7.

| Bin PC. |  |
| :---: | :---: |
| Block | Start Address |
| PB0 | EE18 |
| PB7 | EE3C |
| OB1 | EE0A |

Calculating the relative address: $\quad \mathrm{EE} 42-\mathrm{EE} 3 \mathrm{C}=0006$
" 0006 " is the relative address of the statement in PB7 following the statement that caused the CPU to go into the STOP mode.

Figure 5-3. Calculating the Error Address

## Output of an Error Statement

Use the "SEARCH" programmer function to find certain program locations and to look for the relative error address. Refer to your programmer manual for additional information about this programmer function.

### 5.3.2 Tracing the Program with the "BSTACK" Function

Program trace with "BSTACK" is not possible on the 605U programmer.
During program processing, the following information about jump operations is entered in the block stack (BSTACK):

- The data block that was valid before program processing exited a block.
- The relative return address
- It specifies the address where program processing will continue after the return from the called up block.
- The absolute return
- It specifies the memory address in the program memory where program processing will continue after the return.

You can call up this information with the "BSTACK" programmer function in the STOP operating mode if a fault caused the CPU to go into the STOP operating mode. "BSTACK" then reports the status of the block stack at the time the interruption occurred.

## Example:

Program scanning was interrupted at function block FB2. The CPU went into the STOP mode with the error message "TRAF" (because of incorrect DB access, e.g., DB5 is two words long and DB3 is ten words long).
"BSTACK" lets you determine the path used to reach FB2 and lets you know which DB was open at the time of call up. "BSTACK" contains the three (marked) return addresses.


Figure 5-4. Tracing the Program with "BSTACK"

### 5.4 I/O Faults



Figure 5-5. Analyzing the Cause of a Fault in the I/Os

### 5.5 System Parameters

The "SYSPAR" programmer function makes it possible to read out the system parameters (e.g., CPU software version) of the programmable controller (see programmer manual).

### 5.6 The Last Resort

The programmable controller will not go back to the RUN operating mode:
Possible cause: The battery was installed or changed when the programmable controller was turned off.

Remedy: Perform an overall reset and load the program again.

How to perform an overall reset without a programmer

1. Set the operating mode switch to STOP.
2. Remove the battery.
3. Set the ON/OFF switch to "0".
4. Set the ON/OFF switch to " 1 ".
5. Install a battery.

Contact your local Siemens representative if the above measures are ineffective.

| 6 Addr | Addressing |  |
| :---: | :---: | :---: |
| 6.1 | Slot Numbering | 6-1 |
| 6.2 | Digital Modules | 6-4 |
| 6.3 | Analog Modules | 6-5 |
| 6.4 | Combined Input Modules and Output Modules | 6-6 |
| 6.4.1 | Output Modules with Error Diagnostics | 6-6 |
| 6.4.2 | Digital Input/Output Module, 16 Inputs, 16 Outputs, 24 V DC for All CPUs Version 8MA02 and Higher and |  |
| 6.4.3 | for CPU 102, Version 8MA01, Revision 5 and Higher Function Modules . . . . . . . . . . . . . . . . . . . | $6-7$ $6-7$ |
| 6.5 | The Structure of Process Image Input and Output Tables | 6-8 |
| 6.5.1 | Accessing the Process Image Input Table (PII) | 6-10 |
| 6.5.2 | Accessing the Process Image Output Table (PIQ) | 6-11 |
| 6.6 | Interrupt Process Images and Time-Controlled Program |  |
|  | Processing in OB13 for CPU 103, Version 8MA02 and Higher | 6-12 |
| 6.6.1 | Accessing the Interrupt PII | 6-12 |
| 6.6 .2 | Accessing the Interrupt PIQ | 6-14 |
| 6.7 | RAM Address Assignments | 6-15 |

## Figures

6-1 Address Assignment
6-1
6-2 Consecutive Numbering of Slots in a Single-Tier Configuration ..... 6-1
6-3 Slot Numbering in a Multi-Tier Configuration ..... 6-2
6-4 Expanding from 14 to 18 Slots ..... 6-3
6-5 Configuration of a Digital Address ..... 6-4
6-6 Address Assignment for Analog Modules ..... 6-5
6-7 Assignment of Process Images to the I/O Modules ..... 6-9
6-8 Accesses to the PII ..... 6-10
6-9 Accesses to the PIQ ..... 6-11
6-10 Accesses to the Interrupt PII ..... 6-13
6-11 Accesses to the Interrupt PIQ ..... 6-14
Tables
6-1 Error Messages for Output Modules with Error Diagnostics ..... 6-6
6-2 Address Assignment ..... 6-7
6-3 Structure of the PII and the PIQ ..... 6-8
6-4 Structure of the Interrupt PII and the Interrupt PIQ ..... 6-12
6-5 Important Addresses in the RAM ..... 6-15
6-6 System Data Area Assignment ..... 6-16

## 6 Addressing

The inputs and the outputs have different assigned addresses so that you can access them specifically. The I/O addresses are the same as the module slot addresses.

When you mount a module in a slot on a bus unit, the module is assigned a slot number and consequently a fixed byte address in one or both process image I/O tables.

Connect the sensors and actuators to the terminal block. The terminal selected determines the channel number.


Data direction: module - CPU
Figure 6-1. Address Assignment

### 6.1 Slot Numbering

The programmable controller can have a maximum of four tiers. You can use up to 16 bus units ( 32 slots). The slots are numbered consecutively. Numbering begins with " 0 " at the slot beside the CPU. Whether a module is plugged in or not has no effect on the numbering.


Figure 6-2. Consecutive Numbering of Slots in a Single-Tier Configuration

If the programmable controller consists of more than one tier, numbering of the expansion tiers is continued at the slot on the extreme left.


Figure 6-3. Slot Numbering in a Multi-Tier Configuration

When expanding your system, always add the new bus units to the topmost tier on the right. Otherwise, the slot numbers on the right of the new bus units will be changed, requiring address changes in your control program.

## Note

After every expansion, check to make certain that the addressing used in the control program is the same as that in the actual configuration.

Example: Expanding from 14 to 18 slots


The new bus units are added at the right. The interface module is moved correspondingly to the right. The old slot numbers are retained. Continue numbering the new slots sequentially.


The slot numbers of the old bus units move to numbers 12 to 17 . The new slots are given the numbers 8 to 11 .

Figure 6-4. Expanding from 14 to 18 Slots

### 6.2 Digital Modules

Digital modules can be plugged into all slots (0 through 31).
Only two information states (" 0 " or " 1 ", OFF or ON) per channel can be transferred from or to a digital module. The memory requirement is one bit.

Each channel of a digital module is displayed by a bit. This is the reason that every bit must be assigned its own number. Use the following form for a digital address:


Figure 6-5. Configuration of a Digital Address

The "X.Y" address consists of the following two components:

- Byte Address X (Slot Number X)
- The byte address is the same as the number of the slot the module is plugged into.
- Channel Number Y (Bit Address Y)
- The channel number comes from the connection of the actuators or sensors to the terminals of the terminal block. The assignment for the channel number and the terminal number is printed on the frontplate of the module.


## Example: Address Assignment

You are connecting a 2 -wire BERO proximity limit switch to an $8 \times 24-V$ DC digital input module (6ES5 421-8MA11) at terminal 3 . The other wire is routed to an $\mathrm{L}+$ (positive supply voltage) terminal block (see section 3.2 for wiring). The module is plugged into slot 3.

This defines the address used by the control program to evaluate the signal states of the BERO.

- The byte address is 3 since the module is plugged into slot 3 .
- As shown on the frontplate, channel number 1 is used.
- The complete address for the BERO switch is 3.1.


## Note

You can address 4 -channel digital modules only with channel numbers 0 through 3. The channel numbers 4 through 7 printed on the frontplate are relevant only for the ET 100U system.

### 6.3 Analog Modules

You can plug analog modules only into slots 0 through 7. Transfer of 65,536 different items of information is possible per channel from or to an analog module. The memory requirement is 16 bits=2 bytes=1 word. The modules are addressed byte-by-byte or word-by-word with load or transfer operations.

The programmable controller takes this increased address requirement into account when an analog module is plugged in.

- Eight bytes (=four words) are reserved per slot.
- Two bytes (=1 word) are reserved per channel.
- The slot addressing area is changed.
- The permissible address space extends from byte 64 (slot 0, channel 0 ) to byte 127 (slot 7 , channel 3).

| Slot number | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | Channel number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU | 64+65 | 72... | 80... | 88... | 96... | 104... | 112... | 120... | 0 |
|  | 66+67 |  |  |  |  |  |  |  | 1 |
|  | 68+69 |  |  |  |  |  |  |  | 2 |
|  | 70+71 | ... 79 | ... 87 | ... 95 | ... 103 | ... 111 | ... 119 | ... 127 | 3 |

Figure 6-6. Address Assignment for Analog Modules

Examples: 1) Bytes 88+89=analog module in slot 3, channel number 0
2) Channel 1 address of an analog module in slot 5 ?

Solution: bytes $106+107$

## Note

Any combination of analog and digital modules is possible in slots 0 through 7.

### 6.4 Combined Input Modules and Output Modules

With these modules it is possible to write data from the control program to the module and to read in data from the module to the control program.

The byte addresses in the process image input table (PII) and process image output table (PIQ) are identical. The meaning of the transferred data is usually different.

### 6.4.1 Output Modules with Error Diagnostics

In addition to the fault LED (red LED), the following output modules can signal errors to the CPU.

| $4 \times 24 \mathrm{VDC} / 0.5 \mathrm{~A}$ | (6ES5 440-8MA12) |
| :--- | :--- |
| $4 \times 24 \mathrm{VDC} / 2.0 \mathrm{~A}$ | (6ES5 440-8MA22) |
| $4 \times 24$ to $60 \mathrm{VDC} / 0.5 \mathrm{~A}$ | (6ES5 450-8MB11) |

You can read the error messages on input channels I X. 0 and I X. 1 (not with CPU 100, version 8MA01).

The following error messages are possible.
Table 6-1. Error Messages for Output Modules with Error Diagnostics

| Address | Type of Error |
| :---: | :---: |
| I X.0 | Short circuit on an output channel / fuse blown <br> or <br> no-load voltage |
| IX.1 | Defective module (output transistor shorted) |

X is the byte address (slot number) of the output module

Signal state " 1 " indicates an error is present. The PII is set to "0" for output modules without error diagnostics.

### 6.4.2 Digital Input/Output Module, 16 Inputs, 16 Outputs, 24 V DC for All CPUs Version 8MA02 and Higher and for CPU 102, Version 8MA01, Revision 5 and Higher

Plug the module only into slots 0 through 7.
This module occupies the same address space as an analog module. However, only the first two of the eight reserved bytes are used.

The address consists of byte address n or $\mathrm{n}+1$ and channel number Y . " n " is the start address of a slot, the first of the reserved bytes (e.g., byte 64 for slot 0 ). " $n+1$ " is therefore the second of the reserved bytes. The designations " $n$ " and " $n+1$ " are printed on the frontplate of the module.

The input and output information occupies the same addresses.
The channel number is defined by the connection of the actuators and sensors to the crimp connector. The channel numbers are printed on the frontplate.

Table 6-2. Address Assignment

| Slot Number |  | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address <br> PII (IN) <br> and <br> PIQ <br> (OUT) | Channel <br> n.0 to n.7 | 64.0 to <br> 64.7 | Channel <br> n+1.0 to <br> n+1.7 | 65.0 to to <br> 62.7 | 80.0 to <br> 80.7 | 88.0 to <br> 88.7 | 96.0 to <br> 96.7 | 104.0 to <br> 104.7 | 112.0 to <br> 112.7 |
| 120.0 to <br> 120.7 |  |  |  |  |  |  |  |  |  |

Examples: Determining the Address

1) You plugged the module into slot 4 and connected an actuator at byte n , channel 4. The address is 96.4.
2) Address 113.3 indicates a sensor or an actuator is connected at byte $\mathrm{n}+1$, channel 3. The module is plugged into slot 6.

### 6.4.3 Function Modules

Function modules have module-specific addressing. Some function modules are addressed like digital modules, and other function modules are addressed like analog modules. The addressing for each function module is explained in chapter 15.

### 6.5 The Structure of Process Image Input and Output Tables

Information about inputs is stored in the process image input table (PII). Information about outputs is stored in the process image output table (PIQ).

The PII and the PIQ each have an area of 128 bytes in the RAM memory.
The PII and the PIQ have identical structures. The PII and the PIQ can be divided into three address areas as shown in Table 6-3.

Table 6-3. Structure of the PII and the PIQ

| Byte Address in the PII <br> and PIQ | Module | Slot Number |
| :---: | :---: | :---: |
| 0 to 31 | Digital modules | 0 to 31 |
| 32 to 63 | Unassigned address space |  |
| 64 to 127 | Analog modules | 0 to 7 |

- The address space for bytes 0 through 31 is reserved for information from or to modules that are addressed like digital modules.
- The unassigned address space in bytes 32 to 63 can be used to store intermediate results.
- The address space in bytes 64 to 127 is reserved for information from or to modules that are addressed like analog modules.

Figure 6-7 shows a possible programmable controller configuration and storage of information in the process I/O images.


Figure 6-7. Assignment of Process Images to the I/O Modules

### 6.5.1 Accessing the Process Image Input Table (PII)

During a data cycle, data is read into the process image input table (PII) from input modules (see section 2.2.2 - Data Cycle). This data is available to the control program for evaluation in the next program processing cycle.

Access to the PII is expressed by the operand identifiers "I", "IB", or "IW" in a statement in the control program.
The letter " $L$ " identifies the "Load" operation (see chapter 8). The letter "A" identifies the "AND logic" operation (see chapter 8).

PII

- Bit-by-bit reading "I <bit address>" Example: Reading in the signal state of channel 2 of a 4-channel digital input module in slot 2

Al 2.2

- Byte-by-byte reading "IB <byte address>" Example: Reading in the signal states of all channels of an 8-channel digital input module in slot 12


Figure 6-8. Accesses to the PII


### 6.5.2 Accessing the Process Image Output Table (PIQ)

During a program cycle, data coming from the control program to the output modules is written into the process image output table (PIQ). The data is transferred to the output modules in the following data cycle.

Access to the PIQ is expressed by the operand identifiers "Q", "QB", or "QW" in a statement in the control program.
The letter "T" identifies the "Transfer" operation (see Chapter 8). The "=" character assigns the result of a logic operation (RLO) to the operand that follows the character (see chapter 8).

- Bit-by-bit writing
"Q <bit address>"
Example: Writing the signal state to channel 6 of an 8-channel digital output module in slot 4
- Byte-by-byte writing "QB <byte address>"
Example: Writing the signal states to all channels of an 8-channel digital output module in slot 29

- Word-by-word writing
"QW <word address>"
Example: Writing an analog value to channel 2 of a 4-channel analog output module in slot 6


Figure 6-9. Accesses to the PIQ

### 6.6 Interrupt Process Images and Time-Controlled Program Processing in OB13 for CPU 103, Version 8MA02 and Higher

In the event of a time-controlled or process interrupt, the CPU does not access the I/O modules directly. The CPU stores its information in interrupt process images.

- The interrupt process images are used only for time-controlled or interrupt-driven program processing.
- The interrupt process images and the "normal" process images have identical structures.
- The interrupt process input image (interrupt PII) and interrupt process output image (interrupt PIQ) take up an area of 128 bytes each in the RAM.

The interrupt PII and interrupt PIQ can be divided into three address areas as shown in Table 6-4.
Table 6-4. Structure of the Interrupt PII and the Interrupt PIQ

| Byte address in interrupt <br> PII and interrupt PIQ | Module | Slot number |
| :---: | :---: | :---: |
| 0 to 31 | Digital modules | 0 to 31 |
| 32 to 63 | Unassigned address space |  |
| 64 to 127 | Analog modules | 0 to 7 |

## Note

The interrupt process images can be accessed by byte or word operations only.

### 6.6.1 Accessing the Interrupt PII

- The interrupt PII can only be accessed in connection with time-controlled or interrupt-driven program processing.
- Data from inputs is read into the interrupt PII only at the beginning of time-controlled program processing. This data is available only to the time-controlled program for evaluation.


## Time-Controlled Program Processing

Access to the interrupt PII is expressed by the "PB" or "PW" operand identifiers in a statement in the time-controlled program.
The letter "L" represents the "Load" operation (see chapter8).

## Interrupt PII

- Byte-by-byte reading "PB <byte address>" Example: Reading in the signal states of all channels of an 8-channel digital input module in slot 21

- Word-by-word reading "PW <word address>" Example: Reading in the analog value of channel 2 of a 4 -channel analog input module in slot 1


Figure 6-10. Accesses to the Interrupt PII

## Interrupt-Driven Program Processing

- When a process interrupt occurs, only the data of the interrupt inputs, slots 0 and 1 , is read into the interrupt PII.
- Only this data of the interrupt PII is available to the interrrupt-driven program for evaluation.
- In a statement in the interrrupt-driven program, access to the interrupt PII is possible only with the following operands: PB0, PB1, and PW0.
- If other parameters are specified, the CPU goes into the STOP mode and the "NNN" error message is specified in the ISTACK. See section 5.2.


### 6.6.2 Accessing the Interrupt PIQ

When accessing the interrupt PIQ, the following rules apply.

- Data can be written to the interrupt PIQ only within time-controlled or interrupt-driven program processing.
- Data from a time-controlled or interrupt-driven program to external outputs is written during timecontrolled or interrupt-driven program processing both to the "normal" PIQ and the interrupt PIQ.
- Data from the interrupt PIQ is read out to the outputs in the next interrupt output data cycle.
- The PIQ is copied to the interrupt PIQ after the OB1 program cycle.


## Note

The interrupt output data cycle is executed only after the interrupt PIQ has been written to.

Access to the interrupt PIQ is expressed by the "PB" or "PW" operand identifiers in a statement in the time-controlled or interrrupt-driven program.
The letter "T" identifies the "Transfer" operation (see chapter 8).

## Interrupt PIQ

- Byte-by-byte writing
"PB <byte address>"
Example: Writing signal states to all channels of an 8-channel digital output module in slot 13


Figure 6-11. Accesses to the Interrupt PIQ

### 6.7 RAM Address Assignments

The following table gives an overview of the major addresses in the RAM of the three CPUs (in hexadecimal code).

Table 6-5. Important Addresses in the RAM

| CPU | 100 | 102* | 103 |
| :---: | :---: | :---: | :---: |
| Program memory | EE00 to FFFF | D000 to DFFF | 8000 to CFFF |
| Memory submodule | C000 to DFFF | 4000 to 5FFF | 0000 to 7FFF |
| PII, digital | E400 to E41F | EF00 to EF1F | EF00 to EF1F |
| PII, analog | E440 to E47F | EF40 to EF7F | EF40 to EF7F |
| PIQ, digital | E480 to E49F | EF80 to EF9F | EF80 to EF9F |
| PIQ, analog | E4C0 to E4FF | EFCO to EFFF | EFC0 to EFFF |
| Timers | E280 to E29F | EC00 to EC39 | EC00 to ECFF |
| Retentive counters | E2A0 to E2AF | ED00 to EDOF | ED00 to EDOF |
| Non-retentive counters | E2B0 to E2BF | ED10 to ED3F | ED10 to ED3F |
| Retentive flags | E300 to E33F | EE00 to EE3F | EE00 to EE3F |
| Non-retentive flags | E340 to E37F | EE40 to EE7F | EE40 to EE7F |
| Module address list |  |  |  |
| OB | E080 to E0FF | FC80 to FCFF | DC00 to DDFF |
| FB | E100 to E17F | FD00 to FEFF | DE00 to DFFF |
| PB | E180 to E1FF | FF00 to FF7F | E000 to E1FF |
| SB | ---- | ---- | E200 to E3FF |
| DB | E200 to E27F | FF80 to FFFF | E400 to E5FF |
| System data | EA00 to EBFF | EA00 to EBFF | EA00 to EBFF |

* Program memory; block address list only in TEST mode.

The following table gives an overview of the most important system data in the system data area.
Table 6-6. System Data Area Assignment

| System data <br> word | Contents | Chapter/ <br> Section Reference |
| :---: | :--- | :---: |
| 5 to 7 | ISTACK (Interrupt STACK) | 5.2 |
| 8 to 12 | Integral real-time clock | 12 |
| 33 | First free program memory address |  |
| 35 | Program memory starting address |  |
| 37 | Program memory end address |  |
| 40 to 45 | CPU version, software release | 13 |
| 57 to 63 | SINEC L1 |  |
| 96 | Scan monitoring time (value $\cdot 10$ ms) | 7.4 .4 |
| 97 | Calling interval for OB 13 for time-controlled program <br> processing (value $\cdot 10$ ms) |  |
| 128 to 159 | BSTACK (Block STACK) | 5.3 .2 |
| 203 to 214 | ISTACK (Interrupt STACK) | 5.2 |

## 7 Introduction to STEP 5

7.1 Writing a Program ..... 7-1
7.1.1 Methods of Representation ..... 7-1
7.1.2 Operand Areas ..... 7-3
7.1.3 Circuit Diagram Conversion ..... 7-3
7.2 Program Structure ..... 7-4
7.2.1 Linear Programming ..... 7-4
7.2.2 Structured Programming ..... 7-5
7.3 Block Types ..... 7-7
7.3.1 Organization Blocks ..... 7-9
7.3.2 Program Blocks ..... 7-11
7.3.3 Sequence Blocks, for CPU 103 and Higher ..... 7-11
7.3.4 Function Blocks ..... 7-11
7.3.5 Data Blocks ..... 7-16
7.4 Program Processing ..... 7-18
7.4.1 Program Processing with CPU 102 ..... 7-19
7.4.2 START-UP Program Processing ..... 7-24
7.4.3 Cyclic Program Processing ..... 7-26
7.4.4 Time-Controlled Program Processing, for CPU 103 Version 8MA02 and Higher ..... 7-28
7.4.5 Interrupt-Driven Program Processing, for CPU 103 Version 8MA02 and Higher ..... 7-29
7.5 Processing Blocks ..... 7-30
7.5.1 Changing Programs ..... 7-30
7.5.2 Changing Blocks ..... 7-30
7.5.3 Compressing the Program Memory ..... 7-30
7.6 Number Representation ..... 7-31

## Figures

| 7-1 | Compatibility of STEP 5 Methods of Representation | 7-2 |
| :---: | :---: | :---: |
| 7-2 | Nesting Depth of Programmed Organization Blocks | 7-6 |
| 7-3 | Structure of a Block Header | 7-8 |
| 7-4 | Example of Organization Block Use | 7-10 |
| 7-5 | Programming a Function Block Parameter, for CPU 103 and Higher | 7-13 |
| 7-6 | Programming a Function Block | 7-16 |
| 7-7 | Example of Data Block Contents | 7-17 |
| 7-8 | Validity Areas of Data Blocks | 7-17 |
| 7-9 | Programm Scanning with CPU 102 | 7-19 |
| 7-10 | Mode Change for CPU 102 | 7-21 |
| 7-11 | Display of the Processing Mode in the ISTACK | 7-22 |
| 7-12 | Setting the Start-Up Procedure | 7-24 |
| 7-13 | Cyclic Program Processing | 7-26 |
| 7-14 | Calculating the Response Time | 7-27 |
| 7-15 | Compressing the Program Memory | 7-30 |
| 7-16 | Bit Assignment of a 16-Bit Fixed-Point Binary Number | 7-31 |
| 7-17 | $B C D$ and Decimal Formats | 7-32 |

## Tables

| 7-1 | Comparison of Operation Types | 7-2 |
| :---: | :---: | :---: |
| 7-2 | Comparison of Block Types | 7-7 |
| 7-3 | Overview of Organization Blocks | 7 |
| 7-4 | Block Parameter Types and Data Types with Permissible Actual |  |
|  | Parameters, for CPU 103 and Higher | 7-14 |
| 7-5 | Programming Possibilities | 7-18 |
| 7-6 | Comparison of Number Formats | 7-32 |

## 7 Introduction to STEP 5

This chapter explains how to program the S5-100U. It describes how to write a program, how the program is structured, the types of blocks the program uses, and the number representation of the STEP 5 programming language.

### 7.1 Writing a Program

A control program specifies a series of operations that tell the programmable controller how it has to control a system. For example, a control program might be the series of operations that tell the S5-100U how to use open-loop control or closed-loop control for a specific system. You must write the program in a special programming language and according to specific rules so that the programmable controller can understand it. The programming language that has been developed for the SIMATIC S5 family is called STEP 5.

### 7.1.1 Methods of Representation

The following methods of representation are possible with the STEP 5 programming language.

- Statement List (STL)

STL represents the program as a sequence of operation mnemonics. A statement has the following format:


## 002: A | 0.1



Relative address of the statement in a particular block

The operation tells the programmable controller what to do with the operand. The parameter indicates the operand address.

- Control System Flowchart (CSF)

CSF represents logic operations with graphics symbols.

- Ladder Diagram (LAD)

LAD graphically represents control functions with circuit diagram symbols.

- GRAPH 5, for CPU 103 and higher

GRAPH 5 describes the structure of sequence control systems.
You cannot use CSF, LAD, or GRAPH 5 with the PG 605 programmers.
$\qquad$

Each method of representation has its own special characteristics. A program block that has been programmed in STL cannot necessarily be output in CSF or LAD. The three methods of graphic representation are not compatible. However, programs in CSF or LAD can always be converted to STL. Figure 7-1 illustrates these points in a diagram.


Figure 7-1. Compatibility of STEP 5 Methods of Representation

The STEP 5 programming language has the following three operation types:

- Basic
- Supplementary
- System

Table 7-1 provides further information about these operations.
Table 7-1. Comparison of Operation Types

| STEP 5 PROGRAMMING LANGUAGE |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Basic Operations | Supplementary <br> Operations | System Operations |
| Application | In all blocks | Only in function blocks | Only in function blocks |
| Methods of <br> representation | STL, CSF, LAD | STL | STL |
| Special features |  |  | For users with good <br> system knowledge |

Refer to Chapter 8 for a description of all operations and for programming examples.

### 7.1.2 Operand Areas

The STEP 5 programming language has the following operand areas:

| I | (inputs) | Interfaces from the process to the programmable controller |
| :--- | :--- | :--- |
| Q | (outputs) | Interfaces from the programmable controller to the process |
| F | (flags) | Memory for intermediate results of binary operations |
| D | (data) | Memory for intermediate results of digital operations |
| T | (timers) | Memory for implementing timers |
| C | (counters) | Memory for implementing counters |
| P | (peripherals) | Interfaces from the process to the programmable controller |
| K | (constants) | Defined numeric values |
| OB, PB, SB |  |  |
| FB, DB | (blocks) | Program structuring aids |

Refer to Appendix A for a listing of all operations and operands.

### 7.1.3 Circuit Diagram Conversion

If your automation task is in the form of a circuit diagram, you must convert it to STL, CSF, or LAD.

## Example: Hard-Wired Control

A signal lamp (H1) is supposed to light up when a normally open contact (S1) is activated and a normally closed contact (S2) is not activated.

## Programmable Control

The signal lamp is connected to an output (i.e., Q 1.0). The signal voltages of the two contacts are connected to two programmable controller inputs (i.e., 10.0 and I 0.1 ). The S5-100U scans to see if the signal voltages are present (signal state " 1 " at the activated normally open contact or non-activated normally closed contact). Both signal states are combined through logic AND. The result of logic operation (RLO) is assigned to output Q 1.0 (the lamp lights).

| Circuit Diagram | STL | CSF | LAD |
| :---: | :---: | :---: | :---: |
|  | A 10.0 <br> A 10.1 $=\quad \text { Q } 1.0$ |  | $\left\|\begin{array}{cccc}10.0 & 10.1 & \text { Q } 1.0 \\ - & \square & \square & \square \\ \hline & )\end{array}\right\|$ |

### 7.2 Program Structure

An S5-100U program can be one of the two following types:

- Linear
- Structured

Sections 7.2.1 and 7.2.2 describe these program types.

### 7.2.1 Linear Programming

Programming individual operations in one section (block) is sufficient for handling simple automation jobs. For the S5-100U, this is organization block 1 (see section 7.3.1). The S5-100U scans this block cyclically. After the S5-100U scans the last statement, it goes back to the first statement and begins scanning again. Please note the following rules:

- When OB1 is called, five words are assigned to the block header in the program memory (see section 7.3).
- Normally, a statement takes up one word in the program memory. Two-word statements also exist (e.g., with the operation "Load a constant"). Count these statements twice when calculating the program length.
- Like all blocks, OB1 must be terminated by a Block End statement (BE).


### 7.2.2 Structured Programming

To solve complex tasks, it is advisable to divide a program into individual, self-contained program parts (blocks). This procedure has the following advantages:

- Simple and clear programming, even for large programs
- Program parts can be standardized
- Easy alterations
- Simple program test
- Simple start-ups
- Subroutine techniques (block call from different locations)

The STEP 5 programming language has the following five block types:

- Organization Block (OB)

Organization blocks manage the control program.

- Program Block (PB)

Program blocks arrange the control program according to functional or technical aspects.

- Sequence Block (SB)

Sequence blocks are special blocks that program sequence controls. They are handled like program blocks. (This is available for CPU 103 and higher.)

- Function Block (FB)

Function blocks are special blocks for programming frequently recurring or especially complex program parts (e.g., reporting and arithmetic functions). You can assign parameters to them (available for CPU 103 and higher). They have an extended set of operations (e.g., jump operations within a block).

- Data Block (DB)

Data blocks store data needed to process a control program. Actual values, limiting values, and texts are examples of data.

The program uses block calls to exit one block and jump to another. You can therefore nest program, function, and sequence blocks randomly up to 16 levels (see section 7.3). Nesting can be up to 32 levels for CPU 103 version 8MA03.

## Note

When calculating the nesting depth, note that the system program in the programmable controller can call an organization block automatically under certain circumstances (e.g., OB2).

The total nesting depth is the sum of the nesting depths of call programmed organization blocks. If nesting goes beyond 16 levels ( 32 levels for CPU 103 version 8MA03), the CPU goes into the STOP mode with the error message "STUEB," block stack overflow (see section 5.2). Figure 7-2 illustrates the nesting principle.


Figure 7-2. Nesting Depth of Programmed Organization Blocks

### 7.3 Block Types

The following table lists the most important characteristics of the individual block types:
Table 7-2. Comparison of Block Types

|  | OB1 | PB | SB | FB2 | DB3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Number <br> CPU 100 | 64 <br> OB0 to OB63 | 64 <br> PB0 to PB63 | - | 64 <br> FB0 to FB63 | 62 <br> DB2 to DB63 |
| Number <br> CPU 102 | 64 <br> OB0 to OB63 | 64 <br> PB0 to PB63 | - | 64 <br> FB0 to FB63 | 62 <br> DB2 to DB63 |
| Number <br> CPU 103 | 256 <br> OB0 to OB255 | 256 <br> PB0 to PB255 | 256 <br> SB0 to SB255 | 2562 <br> FB0 to FB255 | 254 <br> DB2 to DB255 |
| Length (max.) <br> CPU 100 | 4 Kbytes | 4 Kbytes | - | 4 Kbytes | 256 data words |
| Length (max.) <br> CPU 102 | 4 Kbytes | 4 Kbytes | - | 4 Kbytes | 256 data words |
| Length (max.) <br> CPU 103 | 8 Kbytes | 8 Kbytes | 8 Kbytes | 8 Kbytes | 8 Kbytes |
| Operations <br> set <br> (contents) | Basic <br> operations | Basic <br> operations | Basic <br> operations | Basic, <br> supple- <br> mentary, <br> system <br> operations | Bit patterns, <br> numbers, <br> texts |
| Representa- <br> tion methods | STL, CSF, | STLD, CSF, | STL, CSF, | STL | LAD |

1 The operating system calls up particular OBs automatically (see section 7.3.1 and 9.3).
2 Function blocks are already integrated into the operating system (see section 9.2).
3 Data blocks DB0 and DB1 are reserved.

## Block Structure

Each block consists of the following parts:

- The block header that specifies the block type, number, and length
- Generated by the programmer when it transforms the block
- The block body that has the STEP 5 program or data


Figure 7-3. Structure of a Block Header

## Programming

Program your blocks as follows (does not apply to data blocks):

1. Specify the block type (e.g., PB).
2. Specify the block number (e.g., 27).
3. Enter the control program statements.
4. Terminate the block with the "BE" statement.

### 7.3.1 Organization Blocks

Organization blocks (OB) form the interface between the operating system and the control program. Organization blocks are handled in one of the following three ways:

- Organization block OB1 is called cyclically by the operating system.
- Some organization blocks are event-driven or time-controlled. They can be called in response to events or at certain times:
- By a switch from STOP to RUN (OB21)
- By a switch from Power OFF to Power ON (OB22 (see Table 7-3))
- By interrupts (OB2 and OB13)
- Some other organization blocks represent operating functions (similar to the the integral function blocks). They can be called by the control program (for CPU 103 and higher; see section 9.3).

Table 7-3 provides an overview of organization blocks.
Table 7-3. Overview of Organization Blocks

| OB No. | Function | OB integrated in |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CPU 100 | CPU 102 | CPU 103 |
| You must program the OB. The operating system calls up the OB. |  |  |  |  |
| OB1 | Cyclic program processing |  | \$ |  |
| Interrupt-driven program processing |  |  |  |  |
| OB2 | Interrupt-driven program processing |  |  |  |
| OB13 | Time-controlled program processing |  |  |  |
| Handling start-up procedures |  |  |  |  |
| OB21 | When starting manually (STOP to RUN) |  | ¢ |  |
| OB22 | When power returns |  |  |  |
| Handling programming errors and device errors |  |  |  |  |
| OB34 | Battery failure |  |  |  |
| The $O B$ is already programmed. You must call up the $O B$. |  |  |  |  |
| OB31 | Scan time triggering (resets scan time monitor) |  |  |  |
| OB251 | PID control algorithm |  |  |  |

OB is ready or is supported by the operating system

You can program all organization blocks using parameters from the permissible range. CPU 100 and CPU 102 use organization blocks OB0 to OB63. CPU 103 uses OB0 to OB255. However, you must call the organization blocks from the control program.

Figure 7-4 shows how to set up a structured control program. It also illustrates the significance of organization blocks.


* For CPU 103 and higher

Figure 7-4. Example of Organization Block Use

### 7.3.2 Program Blocks

Self-contained program parts are programmed in program blocks (PB).
Special feature: Control functions can be represented graphically in program blocks.

## Call

Block calls JU and JC activate program blocks. You can program these operations in all block types except data blocks. Block call and block end cause the RLO to be reloaded. However, the RLO can be included in the "new" block and be evaluated there.

### 7.3.3 Sequence Blocks, for CPU 103 and Higher

Sequence blocks (SB) are special program blocks that process sequence controls. They are treated like program blocks.

### 7.3.4 Function Blocks

Frequently recurring or complex control functions are programmed in function blocks (FB).
Function blocks have the following special features.

- FBs can be assigned parameters (for CPU 103 and higher).
- Actual parameters can be assigned when the block is called (for CPU 103 and higher).
- FBs have an extended set of operations not available to other blocks.
- The FB program can be written and documented in STL only.

If you are using CPU 102 version 8MA02 or higher, you have the following types of function blocks available:

- FBs that you can program
- FBs that are integrated in the operating system (see section 9.2)
- FBs that are available as software packages (standard function blocks, see Catalog ST 57)


## Block Header

Besides the block header, function blocks have organizational information that other blocks do not have.

A function block's memory requirements consist of the following:

- Block header (five words) as for other blocks
- Block name (five words)
- Block parameter for parameter assignment (three words per parameter)


## Creating a Function Block, for CPU 103 and Higher

In contrast to other blocks, parameters can be assigned to FBs.
To assign parameters, you must program the following block parameter information.

- Block Parameter Name (formal operand)

Each block parameter as a formal operand is given a designation (DES). Under this designation it is replaced by an actual parameter when the function block is called.
The name can be up to four characters long and must begin with an alpha character. You can program up to 40 block parameters per function block.

- Block Parameter Type

You can enter the following parameter types:

- I input parameters
- Q output parameters
- D data
- B blocks
- T timers
- C counters

In graphic representation, output parameters appear to the right of the function symbol. Other parameters appear to the left.

- Block Parameter Data Type

You can specify the following data types:

- BI for operands with a bit address
- BY for operands with a byte address
- W for operands with a word address
- K for constants

When assigning parameters, enter all block parameter specifications.


Memory assignment
Program example
Figure 7-5. Programming a Function Block Parameter, for CPU 103 and Higher

Table 7-4. Block Parameter Types and Data Types with Permissible Actual Parameters, for CPU 103 and Higher

| Parameter Type | Data Type |  | Permissible Actual Parameters |  |
| :---: | :---: | :---: | :---: | :---: |
| I, Q | BI <br> BY <br> W | for an operand with bit address <br> for an operand with byte address <br> for an operand with word address | $\begin{array}{\|lll} \hline I & x \cdot y \\ Q & x \cdot y \\ F & x \cdot y \\ \text { IB } & x \\ \text { QB } & x \\ \text { FY } & x \\ \text { DL } & x \\ \text { DR } & x \\ \text { PY } & x \\ & \\ \text { IW } & x \\ \text { QW } & x \\ \text { FW } & x \\ \text { DW } & x \\ \text { PW } & x \end{array}$ | Inputs <br> Outputs <br> Flags <br> Input bytes <br> Output bytes <br> Flag bytes <br> Data bytes left <br> Data bytes right <br> Peripheral bytes* <br> Input words <br> Output words <br> Flag words <br> Data words <br> Peripheral words* |
| D | KM <br> KY <br> KH <br> KS <br> KT <br> KC <br> KF | for a binary pattern (16 digits) for two absolute numbers, one byte each, each in the range from 0 to 255 for a hexadecimal pattern (maximum 4 digits) <br> for a character (maximum 2 alphanumeric characters) for a time (BCD-coded time) with time base 1.0 to 999.3 for a count (BCD-coded) 0 to 999 for a fixed-point number in the range from -32768 to +32767 | Constants |  |
| B | Type designation not permitted |  | DBx OBx FBx PBx SBx | Data blocks. The C DBx operation is executed. <br> Organization blocks are called unconditionally (JU ... x). <br> Function blocks (permissible without parameters only) are called unconditionally (JU..x). <br> Program blocks are called unconditionally (JU..x). <br> Sequence blocks are called unconditionally (JU..x). |
| T | Type designation not permitted |  | T | Timer. The time should be assigned parameters as data or be programmed as a constant in the function block. |
| C | Type designation not permitted |  | C | Counter. The count should be assigned parameters as data or be programmed as a constant in the function block. |

* Not permitted for integral FBs


## Calling a Function Block

Like other blocks, function blocks are stored under a specific number in the program memory (e.g., FB47). The numbers 240 to 255 are reserved for the integral function blocks (in CPU 103 version 8MA02 and higher).
You can program function block calls in all blocks except data blocks.
$\qquad$

A function block call consists of the following parts:

- Call statement

$$
\begin{array}{lll}
\text { - JU } & \text { FBx } & \text { unconditional call (Jump Unconditional) } \\
\text { - JC } & \text { FBx } & \text { call if RLO }=1 \text { (Jump Conditional) }
\end{array}
$$

- Parameter list (only if block parameters were defined in the FB)

Function blocks can be called only if they have been programmed. When a function block call is being programmed, the programmer requests the parameter list for the FB automatically if block parameters have been defined in the FB.

## Setting Parameters for a Function Block

The program in the function block specifies how the formal operands (parameters defined as "DES") are to be processed.

As soon as you have programmed a call statement (for example JU FB2), the programmer displays the parameter list. The parameter list consists of the names of the parameters. Each parameter name is followed by a colon (:). You must assign actual operands to the parameters. The actual operands replace the formal operands defined in the FB when the FB is called, so that the FB operates with the actual operands.
A parameter list has a maximum of 40 parameters.
Example: The name (DES) of a parameter is IN1, the parameter type is I (as in input), the data type is BI (as in bit). The formal operand for the FB has the following structure:

DES: IN1 I BI
Specify in the parameter list of the calling block which actual operand is to replace the formal operand in the FB call. In our example it is : I 1.0.

Enter in the parameter list:
IN1: | 1.0
When the FB is called, it replaces the formal operand "IN1" with the actual operand "l 1.0 ".

Figure 7-6 provides you with a detailed example of how to set parameters for a function block.
The FB call takes up two words in the internal program memory. Each parameter takes up an additional memory word.

You can find the memory requirements for standard function blocks and the run times in the specifications in Catalog ST 57.
The name of the function block is stored in the function block. The designations (DES) of the function block inputs and outputs that appear on the programmer during programming are also stored in the function block. Before you begin programming on the programmer, you must choose one of the following two options:

- Transfer all necessary function blocks to the program diskette (for off-line programming)
- Input all necessary function blocks directly into the program memory of the programmable controller

FB 5

| NAME : EXAMPLE |  |  |  |
| :---: | :---: | :---: | :---: |
| DES: |  | 1 | BI |
| DES: | X2 | 1 | BI |
| DES: | X3 | Q | BI |
| $\begin{aligned} & : A=X 1 \\ & : A=X 2 \end{aligned}$ |  |  |  |
|  |  |  |  |
|  |  |  |  |
| : BE $\uparrow$ |  |  |  |

Formal operands

Executed program


First call

| $A$ | 10.0 |
| :--- | :--- |
| $A$ | F 1.3 |
| $=$ | Q 1.0 |

Second call

| $A$ | 10.3 |
| :--- | :--- |
| $A$ | 10.2 |
| $=$ | Q 1.0 |

Figure 7-6. Programming a Function Block

### 7.3.5 Data Blocks

Data blocks (DB) store data to be processed in a program.
The following data types are permissible:

- Bit pattern (representation of controlled system states)
- Hexadecimal, binary or decimal numbers (times, results of arithmetic operations)
- Alphanumeric characters (ASCII message texts)


## Programming Data Blocks

Begin programming a data block by specifying a block number between 2 and 63 for CPU 100 or CPU 102, and between 2 and 255 for CPU 103. DB0 is reserved for the operating system, DB1 for setting parameters for internal functions (see section 9.1). Data is stored in this block in words.

If the information takes up less than 16 bits, the high-order bits are padded with zeros. Data input begins at data word 0 and continues in ascending order. A data block can hold up to 256 data words. You can call up or change the data word contents with load or transfer operations.

| Input |  | Stored Values |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0000 | $:$ | KH |  |  |  |
| 0001 | $:$ | AT $13 C$ | DW0 | A13C |  |
| 0003 | $:$ | KF | $=+20.2$ | DW1 | 2100 |
|  |  | +21874 | DW2 | 5572 |  |

Figure 7-7. Example of Data Block Contents
You can also create or delete data blocks in the control program (see section 8.1.8).

## Program Processing with Data Blocks

- A data block must be called in the program with the C DBx operation ( $x=$ DB number) before it can be accessed.
- Within a block, a data block remains valid until another data block is called.
- When the program jumps back into the higher-level block, the data block that was valid before the block call is again valid.
- After OB1, 2, 13, 21, 22 have been called by the operating system, no DB is valid.


When PB20 is called, the valid data area is entered into memory.
When the program jumps back, this area is reopened.
Figure 7-8. Validity Areas of Data Blocks

## The Function of DB1

DB1 is used for special functions. DB1 is already integrated into CPU 103 version 8MA03 and higher and contains (default) values that you can either accept or change (see section 9.1). DB1 is evaluated once during start-up: either after Power ON or after a transition from STOP to RUN.

### 7.4 Program Processing

Some of the organization blocks (OBs) are responsible for structuring and managing the control program.

These OBS can be grouped according to the following assignments:

- OBs for START-UP program processing
- One OB for cyclic program processing
- OBs for time-controlled program processing
- OBs for (process) interrupt-driven program processing

The S5-100U has additional OBs whose functions are similar to those of integral function blocks (e.g., PID control algorithm). These OBs are described in chapter 9.

Section 7.3.1 summarizes all of the OBs.
Comparing Programming Possibilities for CPU 100, CPU 102, and CPU 103
Table 7-5. Programming Possibilities

| CPU | CPU 100 | CPU 102 | CPU 103 |
| :---: | :---: | :---: | :---: |
| Cyclical | Yes | Yes | Yes |
| Interrupt-driven | No | No | Yes <br> (for 8MA02 and higher) |
| Time-controlled | No | No | Yes <br> (for 8MA02 and higher) |
| Integral FBs | No | Yes <br> (for 8MA02 and higher) | Yes |
| Graph 5 | No | No | Yes |
| Programmable FBs | No | No | Yes |

Beginning with section 7.4.2, you learn which special organization blocks each of the CPUs has available to perform the programming tasks described in Table 7-5. You also learn which precautions you need to take when you program.

### 7.4.1 Program Processing with CPU 102

You can process the program in the following two modes:

- Normal mode
- Test mode

Program processing is faster in the normal mode, but you can not use the STATUS test function. Transferring from one mode to the other is called a mode change.

## Test Mode:

Scanning the STEP 5 program

## Normal Mode:

The control program you have written in STEP 5 is not processed directly. What is processed is a translated or runtime-optimized form of the program generated by the programmable controller.


Test mode
Normal mode
Figure 7-9. Program Scanning with CPU 102

## Special Features of the Normal Mode

## Significance of the Memory Submodule

Normal mode is only possible if the memory submodule is plugged in.
This submodule contains only the STEP 5 program.
The CPU RAM contains the STEP 5 program and the compiled program to be processed.

## Program Change

You can enter, modify, or erase PBs, OBs and FBs only in the test mode.
You can read out the STEP 5 program with the programmer.

## Signal Status Display

You can monitor and control signals states with the "STATUS VAR" and "FORCE VAR" functions. The "STATUS" function can be used only in the test mode.

## Diagnostics

The "BSTACK" diagnostics function cannot be activated.

## Fault Analysis

The ISTACK bytes 23 to 27 are not valid. Therefore, you cannot determine the point in a program where an interruption took place (programmable controller in STOP, e.g., programmed loop with timeout). However, when compiling the program, errors (e.g., illegal operations and parameters) are detected and displayed by the STEP address counter in the ISTACK. This counter points to the error in the STEP 5 program.
$\qquad$

## Mode Change



Figure 7-10. Mode Change for CPU 102

## Determining the Processing Mode in the ISTACK

| Byte Bit | 7 | 6 | $\ldots$ |
| :---: | :---: | :---: | :---: |
| 1 |  |  |  |
| 2 |  |  |  |
| $\vdots$ |  |  |  |
| 6 | KEMN |  |  |
| 7 |  |  |  |
| $\vdots$ |  |  |  |

Figure 7-11. Display of the Processing Mode in the ISTACK
You can use a programmer to check the current processing mode in the ISTACK. The ISTACK display, byte 6, is possible in RUN and STOP (see section 5.2).

## KEIN AS=1 : Test mode

Execution time is $70 \mathrm{~ms} / 1024$ binary statements. There are no limitations on the test or operator functions.

## KEIN AS=0: Normal mode

Execution time is $7 \mathrm{~ms} / 1024$ binary statements. There are limited test and operator functions.

## Further Reduction in the Execution Time in Normal Mode

Logic operations executed in one input byte, output byte, or flag byte require only $2 \mu$ ser logic operation. Program your control according to example 2.

## Example 1:

| STL |  |  | Time/ $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: |
| A | I | 0.0 | 5 |
| AN | I | 1.1 | 6 |
| ON | I | 2.3 | 6 |
| - | I | 3.5 | 6 |
|  | $\bigcirc$ | 4.2 | 8 |
| A | F | 15.1 | 5 |
| A | F | 16.3 | 6 |
| AN | F | 17.7 | 6 |
|  | Q | 4.5 | 8 |

Approx. $6 \mu \mathrm{~s} /$ binary operation

Example 2:

| STL |  |  | Time/ $\boldsymbol{\mu s}$ |
| :--- | :--- | :--- | :--- |
| A | I | 0.0 | 5 |
| AN | I | 0.1 | 2 |
| ON | I | 0.3 | 2 |
| O | I | 0.5 | 2 |
| $=$ | $Q$ | 4.2 | 8 |
|  |  |  |  |
| A | F | 15.1 | 5 |
| A | F | 15.3 | 2 |
| AN | F | 15.7 | 2 |
| $=$ | $Q$ | 4.5 | 8 |

Execution time $36 \boldsymbol{\mu s}$

Approx. $4 \mu \mathrm{~s} /$ binary operation

### 7.4.2 START-UP Program Processing

In the START-UP mode, the operating system of the CPU automatically calls up a start-up OB if the OB has been programmed.

- OB21 is called up for a manual cold restart.
- OB22 is called up for an automatic cold start after power recovery if the programmable controller was previously in the RUN mode.

If you have programmed start-up OBs, they are processed before the cyclic program processing occurs. The start-up OB program is appropriate, for example, for a one-time presetting of certain system data. If the appropriate start-up OB is not programmed, the programmable controller jumps directly to the RUN mode. See section 4.1.2.

Features of the start-up blocks (OB21, OB22):

- The red and green LEDs light.
- Timers are processed.
- Scan monitoring is not activated.
- Interrupts are not processed.


1 This is the procedure if the programmable controller was in the RUN mode when the power went off, if the mode switch was still on RUN when the power was restored, and if the battery was inserted. If the battery was not inserted, you must insert a memory submodule containing the valid blocks.
2 For CPU 103 version 8MA03 and higher
Figure 7-12. Setting the Start-Up Procedure

The following two examples show you how you can program a start-up OB.
Example 1: Programming OB22

| Example | STL |  | Explanation |
| :---: | :---: | :---: | :---: |
| After power recovery, you want to be sure that the power supply voltage for the I/Os has attained its rated value before the cyclic program is processed. A time loop is therefore programmed in OB22. | $\begin{aligned} & \text { AN } \\ & \text { L } \\ & \text { SP } \\ & \text { F001: } \text { A } \\ & \mathrm{JC} \\ & \mathrm{BE} \end{aligned}$ | $\begin{array}{lc} \mathrm{T} & 1 \\ \mathrm{KT} & 500.0 \\ \mathrm{~T} & 1 \\ \mathrm{~T} & 1 \\ \text { FF001 } \end{array}$ | A 5 s time value is loaded in ACCU 1. <br> Timer 1 is started. After 5 s , cyclic program processing begins in OB1. |

Example 2: Programming OB21

| Example | STL | Explanation |  |  |
| :--- | :---: | :---: | :---: | :---: |
| After the operating mode | L | KH | 0 | Value "0" is loaded in |
| switch causes a cold restart, | T | FW | 0 | ACCU 1 and transferred into |
| flag bytes 0 to 9 are preset | T | FW | 2 | flag words 0, 2, 4, 6, and 8. |
| with "0". The other flag bytes | T | FW | 4 |  |
| are retained since they contain | T | FW | 6 |  |
| important machine functions. | T | FW | 8 |  |
|  | BE |  |  |  |

### 7.4.3 Cyclic Program Processing

The operating system calls OB1 cyclically. If you want to have structured programming, you should program only jump operations (block calls) in OB1. The blocks you call up, PBs, FBs, and SBs, should contain completed functional units in order to provide a clearer overview.
A time monitor is triggered at the beginning of each program processing cycle (scan cycle trigger). If the scan cycle time trigger is not reset within the scan monitoring time, the CPU automatically enters the STOP mode and disables the output modules.

You can set the monitoring time (see Table 6-6). You could have a control program that is so complex that it cannot be processed within 300 ms . With CPU 103 and higher, you can use OB31 (see section 9.3) to lengthen (retrigger) the scan monitoring time in the control program.
Monitoring time is exceeded, for example, if you program endless loops or if there is a malfunction in the programmable controller.


Figure 7-13. Cyclic Program Processing

## Response Time

Response time $t_{R}$ is defined as the time between a change in the input signal and the subsequent change in the output signal.

Prerequisites for the following information:

- No interrupts are running.
- The programmer interface is not in use. (The load is very dependent on the function.)

The response time is influenced by the following factors:

- The input module delay (see chapter 14)
- The program processing time (see Appendix A)
- The data cycle times (number of data bits $\times 25 \mu \mathrm{~s}$ - a bus configuration of 256 data bits results in a data cycle time of approximately 8 ms )
- The operating system run time (up to $3 \%$ of the program cycle)
- The processing of the internal timers T0 to T15 for CPU 100
T0 to T31 for CPU 102

T0 to T127 for CPU 103
Calculating the maximum response time $\mathrm{t}_{\mathrm{Rm}}$ :

- With $\mathrm{t}_{\mathrm{G}}=2 \times$ program processing time $+3 \times$ data cycle time $+3 \times$ operating system run time + delay time of the input modules
- Maximum processing time of the internal timers $\mathrm{t}_{\mathrm{T} m}$
$\mathrm{t}_{\mathbf{T} m}=$ number of processed timers $\times 32 \mu \mathrm{~s} \quad$ (number of processed timers for CPU 100: 16
number of processed timers for CPU 102: 32 number of processed timers for CPU 103: 128)
$\mathrm{t}_{\mathrm{T} m}=103 \mu \mathrm{~s}$ for CPU 103 version 8MA03
$t_{R m}=t_{G}\left(1+\frac{t_{T m}}{10 \mathrm{~ms}}\right)+t_{T m}$.
During the transition from STOP to RUN, there is a one-time increase in the response time to about 200 ms .


Figure 7-14. Calculating the Response Time

### 7.4.4 Time-Controlled Program Processing, for CPU 103 Version 8MA02 and Higher

Time-controlled program processing can be defined as a (periodic) time signal causing the CPU to interrupt cyclic program processing to process a specific program. Once this program has been processed, the CPU returns to the interruption point in the cyclic program and resumes processing.

## Prerequisites for time-controlled program processing

Time-controlled program processing is possible only if the following prerequisites have been fulfilled.

- Organization block OB13 must be programmed.
- The programmable controller must be set to Power ON and the RUN mode must be selected.
- Interrupt processing may not be disabled (by the IA - disable interrupt - operation). See section 8.2.8.
- The OB13 call-up interval is set to $>0$.

OB13 is available for time-controlled program processing when using CPU 103 version 8MA02 and higher. You determine the intervals at which you want the operating system to process OB13. It is also possible to change the call-up intervals during cyclic program processing. Cyclical program processing continues if OB13 is not programmed.

## - Setting the call-up interval

You can set the call-up interval in DB1 using the TFB: block ID. You can set the times from 10 ms to $655,530 \mathrm{~ms}$ (use $10-\mathrm{ms}$ increments). The default for OB13 is 100 ms .

- Interrupt possibilities

OB13 can interrupt the cyclical program after any STEP 5 statement. After the current STEP 5 statement is executed, you can use process interrupts to interrupt time-controlled program processing. After interrupt processing, time-controlled program processing continues until it is finished.
OB13 cannot interrupt the operating system, the process interrupts (OB2), or the current timecontrolled program processing (OB13).

- Disabling/enabling the call-up

Use the IA command to disable, and the RA command to enable the OB13 call-up.
A call-up request can be stored during a call-up disable. The default is RA. See section 8.2.8.
$\qquad$

- Saving data

If a time-controlled OB uses scratchpad flags that are also used in the cyclic control program, then these scratchpad flags must be saved in a data block during the processing of the timecontrolled OB.

## Note

When processing OB13, you may not exceed the block nesting depth of 16 levels.
When processing with CPU 103 (6ES5 103-8MA03), you may not exceed the block nesting depth of 32 levels.

- Reading out the interrupt PII

When OB13 is called, the signals of the input modules are read into the interrupt PII. The interrupt PII can be scanned in OB13 by means of the L PY 0 to 127 or L PW 0 to 126 load operations (load byte x or word x of the interrupt PII in ACCU 1). There is an interrupt input data cycle prior to time-controlled program processing. The interrupt data cycle time lengthens the response time of the cyclical program processing.
If other operands are entered, the CPU goes in the STOP mode (see section 5.2.1). This error is indicated in ISTACK by the "NNN" error message.

- Writing to the interrupt PIQ

Data to the external I/Os can be written to the interrupt PIQ by means of transfer operations T PY 0 to 127 or T PW 0 to 126. The "normal" PIQ is written to simultaneously. After OB13 has finished, the data that has been transferred to the interrupt PIQ is output to the peripheral I/Os in an interrupt output data cycle (before "normal" program processing). The interrupt data cycle time lengthens the response time of the cyclical program processing.

## Note

The interrupt output data cycle is executed only if the interrupt PIQ has been written to.

### 7.4.5 Interrupt-Driven Program Processing, for CPU 103 Version 8MA02 and Higher

For CPU 103 version 8MA02 and higher, interrupt-driven program processing is initiated when a signal from the process causes the CPU to interrupt the cyclic or time-controlled program processing and execute a specific program. When this program has been scanned, the CPU returns to the point of interruption in the cyclic or time-controlled program and resumes scanning at that point. Chapter 10 contains detailed information about interrupt processing.

### 7.5 Processing Blocks

Earlier sections in this chapter described how to use blocks. Chapter 8 introduces all of the operations required to work with blocks. You can change any block that has been programmed. The following sections will deal only briefly with the different ways you can change blocks. Refer to the operator's guide for your programmer for more detailed information on changing blocks.

### 7.5.1 Changing Programs

You can use the following programmer functions to make program changes with any block type.

- INPUT
- OUTPUT
- STATUS (see section 4.5)

These three programmer functions make it possible for you to make the following types of changes:

- Delete, insert, or overwrite statements.
- Insert or delete segments.


### 7.5.2 Changing Blocks

Program changes refer to changing the contents of a block. You can also delete or overwrite a complete block. When you delete a block, it is not deleted from the program memory but simply becomes invalid. You cannot enter new information in the memory location of an invalid block. This may cause new blocks not to be accepted. If a new block is not accepted, then the PG transmits the "no space available" error message. You can make more space by compressing the programmable controller memory.

### 7.5.3 Compressing the Program Memory

Figure 7-15 illustrates what takes place in the program memory during a COMPRESS operation. Internally, one block is shifted per cycle.


Figure 7-15. Compressing the Program Memory
$\qquad$

You can use the COMPRESS programmer function to clean up internal program memory.
If there is a power failure during the compress operation when a block is being shifted and block shifting can not be completed, the CPU remains in the STOP mode. The "NINEU" error message appears. Both the "BSTSCH" and the "SCHTAE" bits are set in the ISTACK.
Remedy: Overall reset.

### 7.6 Number Representation

With STEP 5 you can work with numbers in the following five representations:

- Decimal numbers from -32768 to +32767 (KF)
- Hexadecimal numbers from 0000 to FFFF (KH)
- BCD-coded numbers (4 tetrads) from 0000 to 9999
- Bit patterns (KM)
- Constant byte (two-byte representation) from 0 to 255 for each byte (KY)


## Number Formats

The programmable controller is designed to process binary signal states (only " 0 " and " 1 ").
Therefore the programmable controller represents all numbers internally as 16 -bit binary numbers or as bit patterns.

Four bits can be combined into a tetrad (BCD) to shorten the binary code representation. The value of these tetrads can be displayed in hexadecimal representation.

Example: $\quad 16$-bit binary coded number and shortened hexadecimal representation


Figure 7-16. Bit Assignment of a 16-Bit Fixed-Point Binary Number
$\qquad$

You can work with binary-coded decimals to program timers and counters in the decimal system.
$B C D$ tetrads are defined in the range of 0 to 9 .
Example: 12-bit timer or counter value in BCD and decimal formats

Word No.
Byte No.
Bit No.
BCD No.
Meaning

Decimal format

| $\mathbf{n}$ |  |  |
| :---: | :---: | :---: |
| n (high byte) | $\mathrm{n}+1$ (low byte) |  |

$$
\begin{array}{llllllllllllllll}
15 & 14 & 13 & 12 & 11 & 10 & 09 & 08 & 07 & 06 & 05 & 04 & 03 & 02 & 01 & 00
\end{array}
$$

| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{20}$ |



Figure 7-17. BCD and Decimal Formats

Table 7-6. Comparison of Number Formats

| Binary | Decimal | BCD |  | Hexadecimal |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0 | 0000 | 0000 | 0 |
| 0001 | 1 | 0000 | 0001 | 1 |
| 0010 | 2 | 0000 | 0010 | 2 |
| 0011 | 3 | 0000 | 0011 | 3 |
| 0100 | 4 | 0000 | 0100 | 4 |
| 0101 | 5 | 0000 | 0101 | 5 |
| 0110 | 6 | 0000 | 0110 | 6 |
| 0111 | 7 | 0000 | 0111 | 7 |
| 1000 | 8 | 0000 | 1000 | 8 |
| 1001 | 9 | 0000 | 1001 | 9 |
| 1010 | 10 | 0001 | 0000 | A |
| 1011 | 11 | 0001 | 0001 | B |
| 1100 | 12 | 0001 | 0010 | C |
| 1101 | 13 | 0001 | 0011 | D |
| 1110 | 14 | 0001 | 0100 | E |
| 1111 | 15 | 0001 | 0101 | F |

You can use the "LC" operation to convert a binary number to a BCD number for timers and counters.

Example: Comparing a count in counter 1 with decimal number 499
The comparison value must be stored in the accunulator by means of a load operation. Use the "LKF + 499" statement so that you do not have to convert the value 499 into other numerical systems (binary or hexadecimal) for the input. The number $1 \mathrm{~F} 3_{\mathrm{H}}$ is then stored in the accumulator.

The current count must also be loaded into the accumulator.

## Incorrect Method:

If you use the "LCC1" statement, the current count will be loaded in BCD. The "!=F" comparison operation results in a "not equal to" condition since the comparison uses different formats.


## Correct Method:

The formats are identical if the "LC1" statement is input.

High Byte Low Byte

LKF+499

LC 1

## 8 STEP 5 Operations

8.1 Basic Operations ..... 8-1
8.1.1 Boolean Logic Operations8.1.2 Set/Reset Operations$8-2$8.1.3 Load and Transfer Operations8-10
8.1.4 Timer Operations ..... 8-15
8.1.5 Counter Operations ..... 8-25
8.1.6 Comparison Operations ..... 8-30
8.1.7 Arithmetic Operations ..... 8-31
8.1.8 Block Call Operations ..... 8-33
8.1.9 Other Operations ..... 38
8.2 Supplementary Operations ..... 8-39
8.2.1 Load Operation, for CPU 103 and Higher ..... 8-40
8.2.2 Enable Operation, for CPU 103 and Higher ..... 8-41
8.2.3 Bit Test Operations, for CPU 103 and Higher ..... 8-42
8.2.4 Digital Logic Operations ..... 8-44
8.2.5 Shift Operations ..... 8-48
8.2.6 Conversion Operations ..... 8-50
8.2.7 Decrement/Increment, for CPU 103 and Higher ..... 8-52
8.2.8 Disable/Enable Interrupt, for CPU 103 Version 8 MA02 and Higher ..... 8-53
8.2.9 "DO" Operation, for CPU 103 and Higher ..... 8-54
8.2.10 Jump Operations ..... 8-56
8.2.11 Substitution Operations, for CPU 103 and Higher ..... 58
8.3 System Operations, for CPU 103 and Higher ..... 8-64
8.3.1 Set Operations ..... 8-64
8.3.2 Load and Transfer Operations ..... 8-64
8.3.3 Arithmetic Operations ..... 8-67
8.3.4 Other Operations ..... 8-68
8.4 Condition Code Generation ..... 8-69
8.5 Sample Programs ..... 8-71
8.5.1 Momentary-Contact Relay/Edge Evaluation ..... 8-71
8.5.2 Binary Scaler/Binary Divider ..... 8-71
8.5.3 Clock/Clock-Pulse Generator ..... 8-73

| Figures |  |  |
| :---: | :---: | :---: |
| 8-1 | Accumulator Structure | 8-10 |
| 8-2 | Execution of the Load Operation | 8-12 |
| 8-3 | Transferring a Byte | 8-12 |
| 8-4 | Output of the Current Time (Example) | 8-18 |
| 8-5 | Outputting the Current Counter Status (Example) | 8-27 |
| 8-6 | Executing a "DO" Operation | 8-55 |
| Tables |  |  |
| Basic Operations |  |  |
| 8-1 | Overview of Boolean Logic Operations | 8-2 |
|  | Overview of the Set/Reset Operations | 8-7 |
| 8-3 | Overview of Load and Transfer Operations | 8-11 |
| 8-4 | Overview of Timer Operations | 8-15 |
| 8-5 | Overview of Counter Operations | 8-25 |
| 8-6 | Overview of Comparison Operations | 8-30 |
| 8-7 | Overview of Arithmetic Operations | 8-31 |
| 8-8 | Overview of Block Call Operations | 8-33 |
| 8-9 | Other Operations | 8-38 |
| Supplementary Operations |  |  |
| 8-10 | Load Operation | 8-40 |
| 8-11 | Enable Operation | 8-41 |
| 8-12 | Overview of Bit Operations | 8-42 |
| 8-13 | Effect of "TB" and "TBN" on the RLO | 8-42 |
| 8-14 | Overview of Digital Logic Operations | 8-44 |
| 8-15 | Overview of Shift Operations | 8-48 |
| 8-16 | Overview of Conversion Operations | 8-50 |
| 8-17 | Decrement/Increment Operations | 8-52 |
| 8-18 | Disable/Enable Interrupt Operations | 8-53 |
| 8-19 | Overview of the "DO" Operation | 8-54 |
| 8-20 | Overview of Jump Operations | 8-56 |
| 8-21 | Overview of Binary Logic Operations | 8-58 |
| 8-22 | Overview of Set/Reset Operations | 8-59 |
| 8-23 | Overview of Load and Transfer Operations | 8-60 |
| 8-24 | Overview of Timer and Counter Operations | 8-61 |
| 8-25 | "DO" Operation | 8-63 |
| 8-26 | Overview of Set Operations | 8-64 |
| System Operations |  |  |
| 8-27 | Overview of Load and Transfer Operations | 8-65 |
| 8-28 | Overview of the "ADD" Operation | 8-67 |
| 8-29 | The "TAK" and "STS" Operations | 8-68 |
| 8-30 | Condition Code Settings for Comparison Operations | 8-69 |
| 8-31 | Condition Code Settings for Fixed-Point Arithmetic Operations | 8-69 |
| 8-32 | Condition Code Settings for Digital Logic Operations | 8-70 |
| 8-33 | Condition Code Settings for Shift Operations | 8-70 |
| 8-34 | Condition Code Settings for Conversion Operations | 8-70 |

## 8 STEP 5 Operations

The STEP 5 programming language has the following three operation types:

- Basic Operations include functions that can be executed in organization, program, sequence, and function blocks. Except for the addition ( +F ), subtraction ( -F ), and organizational operations, the basic operations can be input and output in the statement list (STL), control system flowchart (CSF), or ladder diagram (LAD) methods of representation.
- Supplementary Operations include complex functions such as substitution statements, test functions, and shift and conversion operations. They can be input and output in STL form only.
- System Operations access the operating system directly. Only an experienced programmer should use them. System operations can be input and output in STL form only.


### 8.1 Basic Operations

Sections 8.1.1 through 8.1.9 use examples to describe the basic operations.

### 8.1.1 Boolean Logic Operations

Table 8-1 provides an overview of Boolean logic operations. Examples follow the table.
Table 8-1. Overview of Boolean Logic Operations

| Operation |  |  | Meaning |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | Combine AND operations through logic OR <br> Combine the result of the next AND logic operation (RLO) with the previous RLO through logic OR. |  |  |  |  |  |  |  |  |  |
| A( |  |  | Combine expression enclosed in parentheses through logic AND Combine the RLO of the expression enclosed in parentheses with the previous RLO through logic AND. |  |  |  |  |  |  |  |  |  |
| O( |  |  | Combine expression enclosed in parentheses through logic OR Combine the RLO of the expression enclosed in parentheses with the previous RLO through logic OR. |  |  |  |  |  |  |  |  |  |
| ) |  |  | Close parenthesis <br> Conclude the expression enclosed in parentheses. |  |  |  |  |  |  |  |  |  |
| A |  |  | Scan operand for " 1 " and combine with RLO through logic AND The result is " 1 " when the operand in question carries signal state " 1 ". Otherwise the scan results in " 0 ". Combine this result with the RLO in the processor through logic AND1. |  |  |  |  |  |  |  |  |  |
| 0 |  |  | Scan operand for " 1 " and combine with RLO through logic OR The result is " 1 " when the operand in question has signal state " 1 ". Otherwise the scan results in " 0 ". Combine this result with the RLO in the processor through logic OR1. |  |  |  |  |  |  |  |  |  |
| AN |  |  | Scan operand for "0" and combine with RLO through logic AND The result is " 1 " when the operand in question has signal state " 0 ". Otherwise the scan results in " 0 ". Combine this result with the RLO in the processor through logic AND1. |  |  |  |  |  |  |  |  |  |
| ON | $\uparrow$ | $\uparrow$ | Scan operand for "0" and combine with RLO through logic OR <br> The result is " 1 " when the operand in question has signal state " 0 ". Otherwise the scan results in " 0 ". Combine this result with the RLO in the processor through logic OR1. |  |  |  |  |  |  |  |  |  |
|  |  |  | Parameter | CPU 100 |  |  | CPU 102 |  |  | CPU 103 |  |  |
|  | I |  |  | 0.0 | to | 127.7 | 0.0 | to | 127.7 | 0.0 | to | 127.7 |
|  | Q |  |  | 0.0 | to | 127.7 | 0.0 | to | 127.7 | 0.0 | to | 127.7 |
|  | F |  |  |  | to | 127.7 | 0.0 | to | 127.7 | 0.0 | to | 255.7 |
|  | T |  |  |  | to | 15 | 0 | to | 31 | 0 | to | 127 |
|  | C |  |  |  | to |  |  | to | 31 | 0 | to | 127 |

1 If the scan follows an RLO limiting operation directly (first scan), the scan result is reloaded as a new RLO.

## AND Operation

The AND operation scans to see if various conditions are satisfied simultaneously.


## OR Operation

The OR operation scans to see if one of two (or more) conditions has been satisfied.

|  | Example | Circuit Diagram |
| :---: | :---: | :---: |
| Output Q 1.0 is " 1 " when at least one of the inputs is " 1 ". Output Q 1.0 is " 0 " when all inputs are " 0 " simultaneously. The number of scans and the sequence of their programming are optional. |  |  |
| STL | CSF | LAD |
| $\begin{array}{ccc}0 & I & 0.0 \\ 0 & \text { I } & 0.1 \\ 0 & I & 0.2 \\ = & 0 & 1.0\end{array}$ | $\begin{array}{ll} 10.0 & \square \\ 10.1 & \square=1 \\ 10.2 & \square \end{array}$ |  |

## AND before OR Operation



## OR before AND Operation



## OR before AND Operation



### 8.1.2 Set/Reset Operations

Set/reset operations store the result of logic operation (RLO) formed in the processor. The stored RLO represents the signal state of the addressed operand. Storage can be dynamic (assignment) or static (set and reset). Table 8-2 provides an overview of the set/reset operations. Examples follow the table.

Table 8-2. Overview of the Set/Reset Operations

| Operation | Operand |  | Meaning |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S |  |  | Set <br> The first time the program is scanned with RLO = " 1 ", signal state " 1 " is assigned to the addressed operand. An RLO change does not affect this status. |  |  |  |
| R |  |  | Reset <br> The first time the program is scanned with RLO = " 1 ", signal state " 0 " is assigned to the addressed operand. An RLO change does not affect this status. |  |  |  |
| = | $\uparrow$ | $\uparrow$ | Assign <br> Every time the program is scanned, the current RLO is assigned to the addressed operand. |  |  |  |
|  | I Q F |  | Parameter | CPU 100 <br> 0.0 to 127.7 <br> 0.0 to 127.7 <br> 0.0 to 127.7 | CPU 102 <br> 0.0 to 127.7 <br> 0.0 to 127.7 <br> 0.0 to 127.7 | CPU 103 <br> 0.0 to 127.7 <br> 0.0 to 127.7 <br> 0.0 to 255.7 |

Flip-Flop for a Latching Signal Output (reset dominant)

| Example |  | Circuit Diagram |
| :---: | :---: | :---: |
| A"1" at input I 0 the signal state output Q 1.0 is A "1" at input I 0 When the "SET" signal (input I 0. scanning operat Al 0.0) is in eff program. In this example, | p Q 1.0 (signal state " 1 "). If changes to " 0 ", the state of e., the signal is latched. flip-flop (signal state " 0 "). I 0.1) and the "RESET" at the same time, the programmed last (in this case cessing of the rest of the <br> put Q 1.0 has priority. |  |
| STL | CSF | LAD |
| $\begin{array}{lll} \text { A } & I & 0.1 \\ \mathrm{~S} & Q & 1.0 \\ \mathrm{~A} & \mathrm{I} & 0.0 \\ \mathrm{R} & \mathrm{Q} & 1.0 \\ \text { NOP } & 0 & * \end{array}$ |  |  |

* nop o "NOP 0" is necessary if the program is to be represented in LAD or CSF form on programmers with a screen. During programming in LAD and CSF, such "NOP 0" operations are allotted automatically.


## RS Flip-Flop with Flags (set dominant)

|  | Example | Circuit Diagram |
| :---: | :---: | :---: |
| A "1" at input I 0.0 sets flip-flop F 1.7 (signal state " 1 "). <br> If the signal state at input I 0.0 changes to " 0 ", the state of flag F 1.7 is maintained, i.e., the signal is latched. <br> A " 1 " at input 0.1 resets the flip-flop (signal state " 0 "). If the signal state at input I 0.1 changes to " 0 ", flag F 1.7 retains signal state " 0 ". <br> If both inputs have a "1" signal state, the flip-flop is set (set dominant). <br> The signal state of the flag is scanned and transferred to output Q 1.0. |  |  |
| STL | CSF | LAD |
| $\begin{array}{lll}\text { A } & \text { I } & 0.1 \\ \text { R } & \text { F } & 1.7 \\ \text { A } & \text { I } & 0.0 \\ \text { S } & \text { F } & 1.7 \\ \text { A } & \text { F } & 1.7 \\ = & \mathrm{Q} & 1.0\end{array}$ |  |  |

### 8.1.3 Load and Transfer Operations

Use load and transfer operations to do the following tasks.

- Exchange information between various operand areas
- Prepare time and count values for further processing
- Load constants for program processing

Information flows indirectly via accumulators (ACCU 1 and ACCU 2). The accumulators are special registers in the programmable controller that serve as temporary storage. They are each 16 bits long. The accumulators are structured as shown in Figure 8-1.


Figure 8-1. Accumulator Structure

You can load and transfer permissible operands in bytes or words. For exchange in bytes, information is stored right-justified, i.e., in the low byte.
The remaining bits are set to zero.
You can use various operations to process the information in the two accumulators.
Load and transfer operations are executed independently of condition codes. Execution of these operations does not affect the condition codes.
You can program load and transfer operations graphically only in combination with timer or counter operations; otherwise you can represent them only in STL form.

Table 8-3 provides an overview of the load and transfer operations. Examples follow the table.

Table 8-3. Overview of Load and Transfer Operations

| Opera-  <br> tion Op | Operand | Meaning |  |  |
| :---: | :---: | :---: | :---: | :---: |
| L |  | Load <br> The operand contents are copied into ACCU 1 regardless of the RLO. The RLO is not affected. |  |  |
| T | $\uparrow \uparrow$ | Transfer <br> The contents of ACCU 1 are assigned to an operand regardless of the RLO. <br> The RLO is not affected. |  |  |
| ID |  | Parameter |  |  |
|  |  | CPU 100 | CPU 102 | CPU 103 |
| IB |  | 0 to 127 | 0 to 127 | 0 to 127 |
| IW |  | 0 to 126 | 0 to 126 | 0 to 126 |
| QB |  | 0 to 127 | 0 to 127 | 0 to 127 |
| QW |  | 0 to 126 | 0 to 126 | 0 to 126 |
| FY |  | 0 to 127 | 0 to 127 | 0 to 255 |
| FW |  | 0 to 126 | 0 to 126 | 0 to 254 |
| DR |  | 0 to 255 | 0 to 255 | 0 to 255 |
| DL |  | 0 to 255 | 0 to 255 | 0 to 255 |
| DW |  | 0 to 255 | 0 to 255 | 0 to 255 |
| T1 |  | 0 to 15 | 0 to 31 | 0 to 127 |
| C1 |  | 0 to 15 | 0 to 31 | 0 to 127 |
| PY |  | ----- | ---- | 0 to 127 |
| PW |  | ----- | ---- | 0 to 126 |
| KM ${ }^{1}$ |  | random bit pattern (16 bits) | random bit pattern (16 bits) | random bit pattern (16 bits) |
| KH ${ }^{1}$ |  | 0 to FFFF | 0 to FFFF | 0 to FFFF |
| KF1 |  | -32768 to +32767 | -32768 to +32767 | -32768 to +32767 |
| KY1 |  | 0 to 255 per byte | 0 to 255 per byte | 0 to 255 per byte |
| KB1 |  | 0 to 255 | 0 to 255 | 0 to 255 |
| KS1 |  | any 2 | any 2 | any 2 |
|  |  | alphanumeric | alphanumeric | alphanumeric |
| KT1 |  | 0.0 to 999.3 | 0.0 to 999.3 | 0.0 to 999.3 |
| KC1 |  | 0 to 999 | 0 to 999 | 0 to 999 |
| LD |  | Load in BCD <br> Binary times and counts are loaded into ACCU 1 in BCD code regardless of the RLO. |  |  |
|  | $\uparrow \uparrow$ |  |  |  |
| ID |  | Parameter CPU 100 | CPU 102 | CPU 103 |
|  | T | 0 to 15 | 0 to 31 | 0 to 127 |
|  | C | 0 to 15 | 0 to 31 | 0 to 127 |

1 These operands cannot be used for transfer.

## Load Operation

During loading, information is copied from a memory area, e.g., from the PII, into ACCU 1.
The previous contents of ACCU 1 are shifted to ACCU 2.
The original contents of ACCU 2 are lost.
Example: Two consecutive bytes (IB7 and IB8) are loaded from the PII into the accumulator. Loading does not change the PII (see Figure 8-2).


Figure 8-2. Execution of the Load Operation

## Transfer Operation

During transfer, information from ACCU 1 is copied into the addressed memory area, e.g., into the PIQ.
This transfer does not affect the contents of ACCU 1.
Example: Figure 8-3 shows how byte a, the low byte in ACCU 1, is transferred to QB5.

ACCU 2
ACCU 1

| Byte b | Byte a |
| :--- | :--- |


| Byte d | Byte c |
| :--- | :--- |



T QB5

Information Lost in the PIQ information

Figure 8-3. Transferring a Byte

Loading and Transferring a Time (See also Timer and Counter Operations)

|  | Example | Representation |
| :---: | :---: | :---: |
| During graphic input, QW62 is assigned to output BI of a timer. The programmer automatically stores the corresponding load and transfer operation in the control program. Thus the contents of the memory location addressed with T 10 are loaded into ACCU 1. Afterwards, the contents of the accumulator are transferred to the process image addressed with QW62. In this example, you can see timer T 10 at QW62 in binary code. <br> Outputs BI and DE are digital outputs. The time at output BI is in binary code. The time at output DE is in BCD code with time base. |  |  |
| STL | CSF | LAD |
|     <br> A I 0.0  <br> L IW 22  <br> SP T 10  <br> NOP 0   <br> L T 10  <br> T eW 62  <br> NOP 0   <br> NOP 0   |  |  |

## Loading and Transferring a Time (Coded)

|  | Example | Representation |
| :---: | :---: | :---: |
| The contents of the memory location addressed with T 10 are loaded into the accumulator in BCD code. Then a transfer operation transfers the accumulator contents to the process image memory location addressed by QW50. A coding operation is possible only indirectly for the graphic representation forms LAD and CSF by assigning an address to output DE of a timer or counter location. However, this operation can be entered with a separate statement with STL. |  |  |
| STL | CSF | LAD |
| $\begin{array}{lll} \text { A } & \text { I } & 0.0 \\ \text { L } & \text { IW } & 22 \\ \text { SP } & \text { T } & 10 \\ \text { NOP } & 0 & \\ \text { NOP } & 0 & \\ \text { LD } & \text { T } & 10 \\ \text { T } & \text { QW } & 50 \\ \text { NOP } & 0 & \\ \hline \end{array}$ |  |  |

### 8.1.4 Timer Operations

The program uses timer operations to implement and monitor chronological sequences. Table 8-4 provides an overview of timer operations. Examples follow the table.

Table 8-4. Overview of Timer Operations

| Operation | Operand |  | Meaning |
| :---: | :---: | :---: | :---: |
| SP |  |  | Pulse Timer <br> The timer is started on the leading edge of the RLO. When the RLO is " 0 ", the timer is set to " 0 ". Scans result in signal state " 1 " as long as the timer is running. |
| SE |  |  | Extended Pulse Timer <br> The timer is started on the leading edge of the RLO. When the RLO is " 0 ", the timer is not affected. Scans result in signal state " 1 " as long as the timer is running. |
| SD |  |  | On-Delay Timer <br> The timer is started on the leading edge of the RLO. When the RLO is " 0 ", the timer is set to " 0 ". Scans result in signal state " 1 " when the timer has run out and the RLO is still pending at the input. |
| SS |  |  | Stored On-Delay Timer <br> The timer is started on the leading edge of the RLO. <br> When the RLO is " 0 ", the timer is not affected. <br> Scans result in signal state "1" when the timer has run out. The signal state becomes " 0 " when the timer is reset with the " R " operation. |
| SF |  |  | Off-Delay Timer <br> The timer is started on the trailing edge of the RLO. When the RLO is " 1 ", the timer is set to its initial value. Scans result in signal state "1" as long as the RLO at the input is " 1 " or the timer is still running. |
| R | $\uparrow$ | $\uparrow$ | Reset Timer <br> The timer is reset to its initial value as long as the RLO is " 1 ". When the RLO is " 0 ", the timer is not affected. Scans result in signal state " 0 " as long as the timer is reset or has not been started yet. |
|  |  |  |  CPU 100 CPU 102 CPU 103 <br> 0 to 15 0 to 31 0 to 127  |

## Loading a Time

Timer operations call internal timers.
When a timer operation is started, the word in ACCU 1 is used as a time value. You must therefore first specify time values in the accumulator.

You can load a timer with any of the following data types:


## Loading a Constant Time Value

The following example shows how you can load a time value of 40 s .


L KT 40.2


## Key for Time Base

| Base | 0 | 1 | 2 | 3 |
| :--- | :---: | :---: | :---: | :---: |
| Factor | 0.01 s | 0.1 s | 1 s | 10 s |

Example: KT 40.2 corresponds to $40 \times 1 \mathrm{~s}$.

## Tolerance:

The time tolerance is equivalent to the time base.

| Examples | Operand | Time Interval |  |  |
| :---: | :--- | :--- | :--- | :--- |
| Possible <br> settings for <br> the time <br> 40 s | KT 400.1 | $400 \times 0.1 \mathrm{~s}$ | -0.1 s | 39.9 s to 40 s |
| KT 40.2 | $40 \times 1 \mathrm{~s}$ | -1 s | 39 s to 40 s |  |

## Note

Always use the smallest time base possible.

## Loading a Time as an Input, Output, Flag, or Data Word

## Load Statement:

L DW 2
The time 638 s is stored in data word DW2 in BCD code.
Bits 14 and 15 are insignificant for the time value.


## Key for Time Base:

| Base | 00 | 01 | 10 | 11 |
| :--- | :--- | :--- | :--- | :--- |
| Factor | 0.01 s | 0.1 s | 1 s | 10 s |

You can also use the control program to write to data word DW2.
Example: Store the value $270 \times 100 \mathrm{~ms}$ in data word DW2 of data block DB3.
C DB 3
L KT 270.1
T DW2

## Output of the Current Time ${ }^{1}$

You can use a load operation to put the current time into ACCU 1 and process it further from there (see Figure 8-4).
Use the "Load in BCD" operation for digital display output.

indicates bit positions occupied by "0".
Figure 8-4. Output of the Current Time (Example)

1 The current time is the time value in the addressed timer.

## Starting a timer

In the programmable controller, timers run asynchronously to program scanning. The time that has been set can run out during a program scanning cycle. It is evaluated by the next time scan. In the worst case, an entire program scanning cycle can go by before this evaluation. Consequently, timers should not activate themselves.

## Example:



The following rules apply to timers:

- Except for "Reset timer", all timer operations are started only when there is an edge change. The RLO alternates between " 0 " and " 1 ".
- After being started, the loaded time is decremented in units corresponding to the time base until it reaches zero.
- If there is an edge change while the timer is running, the timer is reset to its initial value and restarted.
- The signal state of a timer can be scanned with Boolean logic operations.


## Pulse

## Example:

Output Q 1.0 is set when the signal state at input I 0.0 changes from " 0 " to " 1 ".
However, the output should not remain set longer than 5 s .

| Timing Diagram |  |  |  | Circuit Diagram |
| :---: | :---: | :---: | :---: | :---: |
|  | Sign $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | al stat |  | T 1: Time relay with transitional NO contact |
| STL |  |  | CSF | LAD |
| $\begin{aligned} & \text { A } \\ & \text { L } \\ & \text { SP } \\ & \text { NOP } \\ & \text { NOP } \\ & \text { NOP } \\ & \text { A } \end{aligned}$ | $\begin{aligned} & \mathrm{I} \\ & \text { KT } \\ & \mathrm{T} \\ & \\ & \\ & \mathrm{~T} \\ & \mathrm{Q} \end{aligned}$ | $\begin{gathered} 0.0 \\ 500.0 \\ 1 \\ \\ \\ 1 \\ 1.0 \end{gathered}$ |  |  |

## Note

The time tolerance is equivalent to the time base. Always use the smallest time base possible.

## Extended pulse

## Example:

Output Q 1.0 is set for a specific time when the signal at input I 0.0 changes to " 1 ". The time is indicated in IW16.

| Timing Diagram |  | Circuit Diagram |
| :---: | :---: | :---: |
| Signal states |  | T 2: Time relay with pulse shaper |
| STL | CSF | LAD |
| $\begin{array}{lll} \text { A } & \text { I } & 0.0 \\ \text { L } & \text { IW } & 16 \\ \text { SE } & \text { T } & 2 \\ \text { NOP } & 0 & \\ \text { NOP } & 0 & \\ \text { NOP } & 0 & \\ \text { A } & & \\ = & \text { T } & 2 \\ = & Q & 1.0 \end{array}$ |  |  |

$\qquad$

## On-Delay

## Example:

Output Q 1.0 is set 9 s after input I 0.0 and remains set as long as the input carries signal " 1 ".


## Stored On-Delay and Reset

## Example:

Output Q 1.0 is set 5 s after 10.0 .
Further changes in the signal state at input I 0.0 do not affect the output.
Input I 0.1 resets timer T 4 to its initial value and sets output Q 1.0 to zero.


## Note

The time tolerance is equivalent to the time base.

## Off-Delay

## Example:

When input I 0.0 is reset, output Q 1.0 is set to zero after a certain delay ( t ). The value in FW14 specifies the delay time.

| Timing Diagram |  | Circuit Diagram |
| :---: | :---: | :---: |
| Signal states |  |  |
| STL | CSF | LAD |
| $\begin{array}{lll} \text { A } & \text { I } & 0.0 \\ \text { L } & \text { FW } & 14 \\ \text { SF } & \text { T } & 5 \\ \text { NOP } & 0 & \\ \text { NOP } & 0 & \\ \text { NOP } & 0 & \\ \text { A } & \text { T } & 5 \\ = & \text { Q } & 1.0 \end{array}$ |  |  |

### 8.1.5 Counter Operations

The programmable controller uses counter operations to handle counting jobs. Counters can count up and down. The counting range is from 0 to 999 (three decades). Table 8-5 provides an overview of the counter operations. Examples follow the table.

Table 8-5. Overview of Counter Operations

| Operation | Operand |  | Meaning |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S |  |  | Set Counter <br> The counter is set on the leading edge of the RLO. |  |  |  |
| R |  |  | Reset Counter <br> The counter is set to zero as long as the RLO is " 1 ". |  |  |  |
| CU |  |  | Count Up <br> The count is incremented by 1 on the leading edge of the RLO. When the RLO is " 0 ", the count is not affected. |  |  |  |
| CD | $\uparrow$ | $\uparrow$ | Count Down <br> The count is decremented by 1 on the leading edge of the RLO. When the RLO is " 0 ", the count is not affected. |  |  |  |
|  | C | Parameter |  | CPU 100 <br> 0 to 15 | CPU 102 <br> 0 to 31 | CPU 103 <br> 0 to 127 |

## Loading a Count

Counter operations call internal counters.
When a counter is set, the word in ACCU 1 is used as a count. You must therefore first store counts in the accumulator.

You can load a count with any of the following data types:
KC constant count or
DW data word
IW input word
QW output word
FW flag word

The data for these words must be in BCD code.

## Loading a Constant Count

The following example shows how the count 38 is loaded.


L KC 38
■ Count (0 to 999)

## Loading a Count as an Input, Output, Flag, or Data Word <br> Load statement: <br> L DW <br> 3

The count 410 is stored in data word DW3 in BCD code.
Bits 12 to 15 are insignificant for the count.


## Scanning the Counter

Use Boolean logic operations to scan the counter status (e.g., A Cx). As long as the count is not zero, the scan result is signal state " 1 ".

## Outputting the Current Counter Status

You can use a load operation to put the current counter status into ACCU 1 and process it further from there. The "Load in BCD" operation outputs a digital display (see Figure 8-5).


Figure 8-5. Outputting the Current Counter Status (Example)

## Setting a Counter " S " and Counting Down "CD"

## Example:

When input I 0.1 is switched on (set), counter 1 is set to count 7 . Output Q 1.0 is now " 1 ".
Every time input I 0.0 is switched on (count down), the count is decremented by 1.
The output is set to " 0 " when the count is " 0 ".

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{4}{|r|}{Timing Diagram} \& Circuit Diagram \\
\hline \& \[
\begin{aligned}
\& 1 \\
\& 0 \\
\& 1 \\
\& 0 \\
\& 7
\end{aligned}
\] \&  \&  \&  \\
\hline \& STL \& \& CSF \& LAD \\
\hline \begin{tabular}{l}
A \\
CD \\
NOP \\
A \\
L \\
s \\
NOP \\
NOP \\
NOP \\
A
\end{tabular} \& \[
\begin{aligned}
\& I \\
\& \text { C } \\
\& 0 \\
\& I \\
\& \text { KC } \\
\& \text { C } \\
\& 0 \\
\& 0 \\
\& 0 \\
\& \text { C } \\
\& 0
\end{aligned}
\] \& 0.0
1
0.1
7
1

1
1.0 \&  \&  <br>
\hline
\end{tabular}

## Resetting a Counter "R" and Counting Up "CU"

## Example:

When input I 0.0 is switched on, the count in counter 1 is incremented by 1 . As long as a second input (I 0.1 ) is " 1 ", the count is reset to " 0 ".
The A C 1 operation results in signal state " 1 " at output Q 1.0 as long as the count is not " 0 ".


### 8.1.6 Comparison Operations

Comparison operations compare the contents of the two accumulators. The comparison does not change the accumulators' contents. Table 8-6 provides an overview of the comparison operations. An example follows the table.

Table 8-6. Overview of Comparison Operations

| Operation |  | Operand |  | Meaning |
| :--- | :--- | :--- | :--- | :--- |
| $!=$ | F |  |  | Compare for "equal to" <br> The contents of the two accumulators are interpreted as bit patterns <br> and scanned to see if they are equal. |
| $><$ | F |  |  | Compare for "not equal to" <br> The contents of the two accumulators are interpreted as bit patterns <br> and compared to see if they are not equal. |
| $>$ | F |  | Compare for "greater than" <br> The contents of the two accumulators are interpreted as fixed-point <br> numbers. They are compared to see if the operand in ACCU 2 is <br> greater than the operand in ACCU 1. |  |
| $>=$ | F |  | Compare for "greater than or equal to" <br> The contents of the two accumulators are interpreted as fixed-point <br> numbers. They are compared to see if the operand in ACCU 2 is <br> greater than or equal to the operand in ACCU 1. |  |
| $<$ | F |  | Compare for "less than" <br> The contents of the two accumulators are interpreted as fixed-point <br> numbers. They are compared to see if the operand in ACCU 2 is <br> less than the operand in ACCU 1. |  |
| $<=$ | F |  | Compare for "les than or equal to" <br> The contents of the two accumulators are interpreted as fixed-point <br> numbers. They are compared to see if the operand in ACCU 2 is <br> less than or equal to the operand in ACCU 1. |  |

## Processing Comparison Operations

To compare two operands, load them consecutively into the two accumulators. Execution of the operations is independent of the RLO.
The result is binary and is available as RLO for further program processing. If the comparison is satisfied, the RLO is " 1 ". Otherwise it is " 0 ".
Executing the comparison operations sets the condition codes (see section 8.4).

## Note

When using comparison operations, make sure the operands have the same number format.

Example: The values of input bytes IB19 and IB20 are compared. If they are equal, output Q 1.0 is set.

| Circuit Diagram | STL | CSF/LAD |
| :---: | :---: | :---: |
|  | $\begin{array}{lll} \text { L } & \text { IB } & 19 \\ \text { L } & \text { IB } & 20 \\ !=\mathrm{F} & & \\ = & Q & 1.0 \end{array}$ |  |

### 8.1.7 Arithmetic Operations

Arithmetic operations interpret the contents of the accumulators as fixed-point numbers and manipulate them. The result is stored in ACCU 1. Table 8-7 provides an overview of the arithmetic operations. An example follows the table.

Table 8-7. Overview of Arithmetic Operations

| Operation | Operand |  | Meaning |
| :---: | :--- | :--- | :--- |
| + F |  | Addition <br> The contents of both accumulators are added. |  |
| -F |  | Subtraction <br> The contents of ACCU 1 are subtracted from the contents of <br> ACCU 2. |  |

CPU 102 and higher have integral function blocks for multiplication and division (see section 9.2).

## Processing an Arithmetic Operation

Before an arithmetic operation is executed, both operands must be loaded into the accumulators.

## Note

When using arithmetic operations, make sure the operands have the same number format.

Arithmetic operations are executed independently of the RLO. The result is available in ACCU 1 for further processing. The contents of ACCU 2 are not changed.
These operations do not affect the RLO. The condition codes are set according to the results.

|  | STL | Explanation |  |  |
| :---: | :---: | :---: | :---: | :---: |
| L | c 3 | The value of counter 3 is loaded into ACCU 1. |  |  |
| L | C 1 | The value of counter 1 is loaded into ACCU 1. The previous contents of ACCU 1 are shifted to ACCU 2. |  |  |
| + F |  | The contents of the two accumulators are interpreted as 16-bit fixed-point numbers and added. |  |  |
| T | Qw12 | The result, contents of ACCU 1, is transferred to output word QW12. |  |  |
| Numeric Example |  |  |  |  |
| 876 |  |  | 150 |  |
|  |  |  | $001 d d \phi b 110\|1\| d d+p$ | ACCU 2 |
| + +F |  |  |  |  |
|  |  |  |  | ACCU 1 |
| $=$ |  |  |  |  |
| 1544 |  |  |  | ACCU 1 |

### 8.1.8 Block Call Operations

Block call operations specify the sequence of a structured program. Table 8-8 provides an overview of the block call operations. Examples follow the table.

Table 8-8. Overview of Block Call Operations


[^0]
## Unconditional Block Call "JU"

One block is called within another block, regardless of conditions.
Example: A special function has been programmed in FB26. It is called at several locations in the program, e.g., in PB63, and processed.


## Conditional Block Call "JC"

One block is called within another block when the previous condition has been satisfied (RLO = "1").

Example: A special function has been programmed in FB63. It is called and processed under certain conditions, e.g., in PB10.

| Program Sequence | STL | Explanation |
| :---: | :---: | :---: |
|  | $\begin{array}{lll} \text { S } & \dot{F} & 1.0 \\ \text { A } & \text { I } & 0.0 \\ \text { JC } & \text { FB } & 63 \end{array}$ | The "JC FB63" statement in program block PB10 calls function block FB63 if input 10.0 is " 1 ". |

## Call a Data Block "C DB"

Data blocks are always called unconditionally. All data processed following the call refers to the data block that has been called. This operation cannot generate new data blocks. Blocks that are called must be programmed or created before program scanning.

Example: Program block PB3 needs information that has been programmed as data word DW1 in data block DB10. Other data, e.g., the result of an arithmetic operation, is stored as data word DW3 in data block DB20.


## Generating and Deleting a Data Block

The "G DB x" statement does not call a data block. Instead, it generates a new block. If you want to use the data in this data block, call it with the "C DB" statement.
Before the "G DB" statement, indicate in ACCU 1 the number of data words the block is to have (see the example below).

If you specify zero as the data block length, the data block in question is deleted, i.e., it is removed from the address list. It is considered nonexistent.

## Note

The block is stored in memory and is designated as invalid until the programmable controller memory is compressed (see section 7.5.3).

If you try to set up a data block that already exists, the "G DB x" statement is not executed.
A data block can be a maximum of 256 data words (DW0 to 255) in length.

## Generating a Data Block

| Example | STL | Explanation |
| :---: | :---: | :---: |
| Generate a data block with 128 data words without the aid of a programmer. | $\begin{array}{llll} \mathrm{L} & \mathrm{KF}+ & 127 \\ \mathrm{G} & \mathrm{DB} & 5 \end{array}$ | The constant fixed-point number +127 is loaded into ACCU 1. At the same time, the old contents of ACCU 1 are shifted to ACCU 2. Data block 5 is generated with a length of 128 data words (0000) in the RAM of the PLC and entered in the block address list. The next time the "G DB5" operation is processed, it has no effect if the contents of ACCU 1 are not 0 . |

## Deleting a Data Block

| Example | STL |  | Explanation |
| :--- | :--- | :--- | :--- |
| Delete a data block that is no longer | L | KF +0 | $\begin{array}{l}\text { The constant fixed-point number } \\ \text { needed. }\end{array}$ |
|  |  |  | DB is loaded into ACCU 1. At the |
| same time, the old contents of |  |  |  |
| ACCU 1 are shifted to ACCU 2. |  |  |  |$\}$| Data block 5, which must be in |
| :--- |
| the RAM of the PLC, is declared |
| invalid and removed from the |
| block address list. |

## Block End "BE"

The "BE" operation terminates a block. Data blocks do not need to be terminated. "BE" is always the last statement in a block.
In structured programming, program scanning jumps back to the block where the call for the current block was made.
Boolean logic operations cannot be continued in a higher-order block.
Example: Program block PB3 is terminated by the "BE" statement.


## Unconditional Block End "BEU"

The "BEU" operation causes a return within a block. However, jump operations can bypass the "BEU" operation in function blocks (see sections 8.2.10 and 8.3.4).
Binary logic operations cannot be continued in a higher-order block.
Example: Scanning of function block FB21 is terminated regardless of the RLO.


## Conditional Block End "BEC"

The "BEC" operation causes a return within a block if the previous condition has been satisfied ( $\mathrm{RLO}=1$ ).
Otherwise, linear program scanning is continued with RLO " 1 ".
Example: Scanning of program block FB20 is terminated if the RLO = " 1 ".


### 8.1.9 Other Operations

Table 8-9 lists other basic operations. Explanations follow the table.
Table 8-9. Other Operations

| Operation | Operand |  | Meaning |
| :---: | :---: | :---: | :---: |
| STP |  |  | Stop at the end of program scanning (in OB1) <br> Current program scanning is terminated. <br> The PIQ is read out. Then the PLC goes into the STOP mode. |
| NOP 0 |  |  | "No" Operation Sixteen bits in the RAM are set to "0". |
| NOP 1 |  |  | "No" Operation Sixteen bits in the RAM are set to " 1 ". |
| BLD | $\uparrow$ | $\uparrow$ | Display Generation Operation <br> "BLD" means a display generation operation for the programmer. |
|  |  |  | ameter $\text { , 131, 132, 133, } 255$ |

## Note

These operations can be programmed in STL form only.

## STOP Operation

The "STP" operation puts the programmable controller into the STOP mode. This can be desirable for time-critical system circumstances or when a programmable controller error occurs.

After the statement is processed, the control program is scanned to the end, regardless of the RLO. Afterwards the programmable controller goes into the STOP mode with the error ID "STS". You can restart the programmable controller with the mode selector (STOP to RUN) or with a programmer.

## "NOP" (No Operations)

The "NOP" operations reserve or overwrite memory locations.

## Display Generation Operations

"BLD" display generation operations divide program parts into segments within a block.
"NOP" operations and display generation operations are significant only for the programmer when representing the STEP 5 program.
The programmable controller does not execute any operation when these statements are processed.

### 8.2 Supplementary Operations

Supplementary operations extend the operations set. However, compared to basic operations, which can be programmed in all blocks, supplementary operations have the following limitations.

- They can be programmed in function blocks only.
- They can be represented in STL form only.

The following sections describe the supplementary operations.

### 8.2.1 Load Operation, for CPU 103 and Higher

As with the basic load operations, the supplementary load operation copies information into the accumulator. Table 8-10 explains the load operation. An example follows the table.

Table 8-10. Load Operation

| Operation | Operand |  | Meaning |
| :---: | :---: | :---: | :---: |
| L | $\uparrow$ | $\uparrow$ | Load <br> A word from the system data is loaded into ACCU 1 regardless of the RLO. |
|  | $\boldsymbol{R S}^{\boldsymbol{R S}}$ | Parameter 0 to 255 |  |


| Example | STL | Explanation |
| :--- | :--- | :--- |
| In order to set parameters for <br> SINEC L1 bus operation via the <br> system data, the programmer and <br> slave numbers from SD57 should <br> be input into ACCU 1. | $\ldots$ |  |

### 8.2.2 Enable Operation, for CPU 103 and Higher

You can use the enable operation (FR) to execute the following operations even without an edge change.

- Start a timer
- Set a counter
- Count up and down

Table 8-11 presents the enable operation. An example follows the table.
Table 8-11. Enable Operation



### 8.2.3 Bit Test Operations, for CPU 103 and Higher

Bit test operations scan digital operands bit by bit and affect them. Bit test operations must always be at the beginning of a logic operation. Table 8-12 provides an overview of these operations.

Table 8-12. Overview of Bit Operations

| Operation | Operand |  | Meaning |
| :---: | :---: | :---: | :---: |
| TB |  |  | Test a bit for signal state "1" <br> A single bit is scanned regardless of the RLO. The RLO is affected according to the bit's signal state (see Table 8-13). |
| TBN |  |  | Test a bit for signal state " 0 " <br> A single bit is scanned regardless of the RLO. The RLO is affected according to the bit's signal state (see Table 8-13). |
| SU |  |  | Set a bit unconditionally <br> The addressed bit is set to " 1 " regardless of the RLO. The RLO is not affected. |
| RU | $\uparrow$ | $\uparrow$ | Reset a bit unconditionally <br> The addressed bit is set to " 0 " regardless of the RLO. The RLO is not affected. |
|  | T <br> C <br> D <br> RS ${ }^{1}$ |  | ameter $\begin{aligned} & 0.0 \text { to } 127.15 \\ & 0.0 \text { to } 127.15 \\ & 0.0 \text { to } 255.15 \\ & 0.0 \text { to } 255.15 \end{aligned}$ |

1 RS applies only to TB and TBN

Table $8-13$ shows how the RLO is formed during the bit test operations "TB" and "TBN". An example for applying the bit operations follows the table.

Table 8-13. Effect of "TB" and "TBN" on the RLO

| Operation | TB |  | TBN |  |
| :---: | :---: | :---: | :---: | :---: |
| Signal state of the bit in <br> the operand indicated | 0 | 1 | 0 | 1 |
| Result of logic operation | 0 | 1 | 1 | 0 |


| Example | STL | Explanation |
| :---: | :---: | :---: |
| A photoelectric barrier that counts piece goods is installed at input 10.0. After every 100 pieces, the program is to jump to FB5 or FB6. After 800 pieces, counter 10 is to be reset automatically and start counting again. |    <br> C DB 10 <br> A I 0.0 <br> CU C 10 <br> A I 0.1 <br> L KC 000 <br> S C 10 <br> O I 0.2 <br> O F 5.2 <br> R C 10 <br> LD C 10 <br> T DW 12 <br>    <br> TBN D $\mathbf{1 2 . 8}$ <br>    <br> JC FB 5 <br>    <br> TB D $\mathbf{1 2 . 8}$ <br>    <br> JC FB 6 <br>    <br> TB D $\mathbf{1 2 . 1 1}$ <br>  F 5.2 | Call data block 10. <br> Input I 0.1 loads the count of counter 10 with the constant 0 . With each positive edge change at I 0.0 , the counter is incremented by 1 . The counter is reset by either input I 0.2 or flag F 5.2. <br> The current count of the counter is stored in data word DW12 in BCD code. <br> As long as bit 8 of data word DW12 is zero, program processing jumps to function block FB5. This is the case for the first, third, fifth etc. batch of 100 pieces. <br> As long as bit 8 of data word DW12 is " 1 ", program scanning jumps to function block FB 6. This is the case for the second, fourth, sixth, etc. batch of 100 pieces. <br> When data bit 11 of data word DW12 becomes " 1 " (the count is then 800 ), flag F 5.2 is set conditionally. |
| A photoelectric barrier that counts piece goods is installed at input 10.3. After every 256 pieces, the counter is supposed to be reset and start counting again. | $\begin{array}{lll} \text { :A } & \text { I } & 0.3 \\ \text { :CU C } & 2 \\ \text { :A } & \text { I } & 0.4 \\ \text { :L } & \text { KC } & 000 \\ \text { :S } & \text { C } & 20 \\ & & \\ \text { :TB C } & 20.8 \\ \text { :JC }= & \text { FULL } \\ \text { : BEU } \end{array}$ | Input I 0.4 loads the count of counter 20 with the constant 0 . The count is incremented by 1 with each positive edge change at input I 0.3. If the count has reached $256=100_{H}$ (bit 8 is "1"), program scanning jumps to the label "FULL". Otherwise the block is terminated. <br> Bit 8 of counter C 20 is set to " 0 " unconditionally. Then the count is again $000_{\mathrm{H}}$. |

## Note

Times and counts are stored in the timer/counter word in hexadecimal notation in the 10 least significant bits (bits 0 to 9 ).
The time base is stored in bits 12 and 13 of the timer word.

### 8.2.4 Digital Logic Operations

Digital logic operations combine the contents of both accumulators logically bit by bit.
Table 8-14 provides an overview of these digital logic operations. Examples follow the table.
Table 8-14. Overview of Digital Logic Operations

| Operation | Operand | Meaning |
| :---: | :---: | :--- |
| AW |  | Combine bit by bit through logic AND |
|  |  | Combine bit by bit through logic OR |
|  |  | Combine bit by bit through logic EXCLUSIVE OR |

## Processing a Digital Logic Operation

A digital logic operation is executed regardless of the RLO. It also does not affect the RLO. However, it sets condition codes according to the result of the arithmetic operation (see section 8.4).

## Note

Make sure both operands have the same number format. Then load them into the accumulators before executing the operation.

The result of the arithmetic operation is available in ACCU 1 for further processing. The contents of ACCU 2 are not affected.



| Mw. Da STL ${ }^{\text {SUU.ca }}$ | Explanation |
| :---: | :---: |
| $\begin{array}{ll} \text { L } & \text { IW 70 } \\ \text { L } & \text { IW } 6 \\ \text { xow } & \\ \text { T } & \text { QW } 86 \end{array}$ | Load input word IW70 into ACCU 1. <br> Load input word IW6 into ACCU 1. The previous contents of ACCU 1 are shifted to ACCU 2. <br> Combine the contents of both accumulators bit by bit through logic EXCLUSIVE OR. <br> Transfer the result (contents of ACCU 1) to output word QW86. |
| Numeric Example |  |
| ACCU 2 <br> ACCU 1 <br> ACCU 1 |  |

### 8.2.5 Shift Operations

Shift operations shift a bit pattern in ACCU 1. The contents of ACCU 2 are not affected. Shifting multiplies or divides the contents of ACCU 1 by powers of two. Table $8-15$ provides an overview of the shift operations. Examples follow the table.

Table 8-15. Overview of Shift Operations

| Operation | Operand | Meaning |
| :---: | :---: | :---: |
| SLW |  | Shift to the left. <br> The bit pattern in ACCU 1 is shifted to the left. |
| SRW | $\uparrow$ | Shift to the right. <br> The bit pattern in ACCU 1 is shifted to the right. |
| Parameter 0 to 15 |  |  |

## Processing a Shift Operation

Execution of shift operations is unconditional. The RLO is not affected. However, shift operations set condition codes.
Consequently, the status of the last bit that is shifted out can be scanned with jump functions.
The shift statement parameter indicates the number of bit positions by which the contents of ACCU 1 are to be shifted to the left (SLW) or to the right (SRW). Bit positions vacated during shifting are assigned zeros.
The contents of the bits that are shifted out of ACCU 1 are lost. Following execution of the operation, the state of bit 20 (SRW) or bit $2{ }^{15}$ (SLW) has an influence on the CC1 bit, which can then be evaluated.

A shift operation with parameter "0" is handled like a "NOP" operation. The central processor processes the next STEP 5 statement with no further reaction.
Before executing a shift operation, load the operand to be processed into ACCU 1.
The altered operand is available there for further processing.

| STL | Explanation |  |
| :---: | :---: | :---: |
| SLW 3 $\begin{array}{llll} \mathrm{T} & \text { DW } & 3 \end{array}$ | Load the contents of data word DW2 into ACCU 1. <br> Shift the bit pattern in ACCU 1 three positions to the left. <br> Transfer the result (contents of ACCU 1) to data word DW3. |  |
| Numeric Example |  |  |
| ACCU 1 <br> ACCU 1 |  | The value $464_{10}$ is stored in data word DW2. Multiply this value by $2^{3}=8$. Do so by shifting the bit pattern of DW2 in ACCU 1 three positions to the left. |


| STL | Explanation |  |
| :---: | :---: | :---: |
| $\begin{array}{lll} \text { L } & \text { IW } & 124 \\ & & \\ \text { SRW } & 4 & \\ & & \\ \text { T } & \text { QW } & 126 \end{array}$ | Load the value of input word IW124 into ACCU 1. <br> Shift the bit pattern in ACCU 1 four positions to the right. <br> Transfer the result (contents of ACCU 1) to output word QW126. |  |
| Numeric Example |  |  |
| ACCU 1 <br> ACCU 1 |  | The value $352_{10}$ is stored in IW124. Shift the corresponding bit pattern in ACCU 1 four positions to the right to divide the value $352_{10}$ by $2^{4}=16$. |

### 8.2.6 Conversion Operations

Conversion operations convert the values in ACCU 1. Table 8-16 provides an overview of the conversion operations. Examples follow the table.

Table 8-16. Overview of Conversion Operations

| Operation | Operand | Meaning |  |  |
| :---: | :--- | :--- | :---: | :---: |
| CFW |  |  |  | One's complement <br> The contents of ACCU 1 are inverted bit by bit. |
| CSW | Two's complement <br> The contents of ACCU 1 are inverted bit by bit. Afterwards the word <br> 0001 H is added. |  |  |  |

## Processing Conversion Operations

Execution of these operations does not depend on the RLO nor does it affect the RLO.
The "CSW" operation sets the condition codes (see section 8.4).

| STL | Explanation |  |
| :---: | :---: | :---: |
| $\begin{array}{lll} \text { L } & \text { DW } & 12 \\ \text { CFW } & & \\ \text { T } & \text { QW } & 20 \end{array}$ | Load the contents of data word DW12 into ACCU 1. <br> Invert all bits in ACCU 1. <br> Transfer the new contents of ACCU 1 to output word QW20. |  |
| Numeric Example |  |  |
| ACCU 1 <br> ACCU 1 |  | In a system, normally open contacts have been replaced by normally closed contacts. If the information in data word DW12 is to maintain its previous effect, DW12 must be inverted. |


| STL | Explanation |
| :---: | :---: |
| $\begin{array}{lr} \text { L } & \text { IW } 12 \\ \text { CSW } & \\ \text { T } & \text { DW } 100 \end{array}$ | Load the contents of input word IW12 into ACCU 1. Invert all bits and add a " 1 ". <br> Transfer the altered word to data word DW100. |
|  | Numeric Example |
| ACCU 1 <br> ACCU 1 | Form the negative value of the value in input word IW12. |

### 8.2.7 Decrement/Increment, for CPU 103 and Higher

The decrement/increment operations change the data loaded into ACCU 1. Table 8-17 provides an overview of the decrement/increment operations. An example follows the table.

Table 8-17. Decrement/Increment Operations

| Operation | Operand |  | Meaning |
| :---: | :--- | :--- | :--- |
| D |  | Decrement <br> Decrement the contents of the accumulator. |  |
| I |  | Increment <br> Increment the contents of the accumulator. <br> The contents of ACCU 1 are either decremented or incremented by <br> the number indicated in the parameter. <br> Execution of the operation is unconditional and is limited to the <br> right-hand byte (without carry). |  |
| Parameter <br> 0 to 255 |  |  |  |

## Processing

Execution of the decrement and increment operations is independent of the RLO and does not affect the RLO or the condition codes.
The parameter indicates the value by which the contents of ACCU 1 are to be changed.
The operations refer to decimal values; however, the result is stored in ACCU 1 in binary form.
Changes relate only to the low byte in the accumulator.

| Example | STL |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| Increment the hexadecimal constant $1010_{H}$ by 16 and store the result in data word DW8. | c | DB | 6 | Call data block DB6. |
|  | L | кн | 1010 | Load hexadecimal constant $1010_{\mathrm{H}}$ into ACCU 1. |
|  | I | 16 |  | Increment the low byte of ACCU 1 by 16 . The result, 1020 H , is located in ACCU 1. |
| In addition, decrement the incrementation result by 33 and store the new result in data word DW9. | T | DW | 8 | Transfer the contents of ACCU 1 $\left(1020_{H}\right)$ to data word DW8. Since the incrementation result is still in ACCU 1 , you can decrement by 33 directly. |
|  | D | 33 |  | The result would be FFF $_{H}$. However, since the high byte of ACCU 1 is not decremented along with the low byte, the result in ACCU 1 is 10 FF ${ }_{H}$. |
|  | T | DW | 9 | The contents of ACCU 1 are transferred to DW9 $(10 \mathrm{FF} H)$. |

### 8.2.8 Disable/Enable Interrupt, for CPU 103 Version 8MA02 and Higher

The disable/enable interrupt operations affect interrupt-driven and time-controlled program scanning. They prevent process or time interrupts from interfering with the processing of a sequence of statements or blocks. Table 8-18 lists the disable/enable interrupt operations. An example follows the table.

Table 8-18. Disable/Enable Interrupt Operations

| Operation | Operand |  | Meaning |  |
| :---: | :---: | :--- | :--- | :---: |
| IA |  |  |  |  |
|  |  |  |  |  |

## Processing

Execution of the disable/enable interrupt operations does not depend on the RLO. These operations do not affect the RLO or the condition codes. After the "IA" statement is processed, no more interrupts are executed. The "RA" statement cancels the effect of "IA".

\begin{tabular}{|c|c|c|c|c|}
\hline Example \& \multicolumn{3}{|c|}{STL} \& Explanation <br>
\hline Disable interrupt processing in a specific program section and then enable it again. \& IA
A
JU
J

RA \& Fb \& 1.0
0.0

3 \& | Disable interrupt. |
| :--- |
| If an interrupt occurs, the program section between the "IA" and "RA" is scanned without interruption. |
| Enable interrupt. Interrupts that occurred in the meantime are processed after the "RA" operation. | <br>

\hline
\end{tabular}

### 8.2.9 "DO" Operation, for CPU 103 and Higher

Use the "DO" operation to process STEP 5 statements as indexed operations. This allows you to change the parameter of an operand during control program processing (see Table 8-19).

Table 8-19. Overview of the "DO" Operation

| Operation | Operand |  | Meaning |
| :---: | :---: | :---: | :---: |
| DO |  |  | Processing a flag word or data word |
|  | $\begin{aligned} & \text { FW } \\ & \text { DW } \end{aligned}$ |  | $\begin{aligned} & \text { ameter } \\ & 254 \\ & 255 \end{aligned}$ |

## "DO" Statements

"DO flag word or data word x " is a two-word statement that is unaffected by the RLO. "DO" consists of the following two statements:

- The first statement contains the "DO" operation and a flag word or data word.
- The second statement defines the operation and the operand identifier you want the control program to process. You must enter 0 or 0.0 as the parameter.

The control program works with the parameter that is stored in the flag word or data word. This parameter is the one called up in the first statement. If you want to index binary operations, inputs, outputs, or flags, you input the bit address in the high byte of this word. You input the byte address in the low byte. In any other instance, the high byte must be " 0 ".

You can combine the following operations with the "DO" statement:

| Operations | Explanations |
| :--- | :--- |
| A1, AN, O, ON | Boolean logic operations |
| S, R, = | Set/reset operations |
| FR T, RT, SF T, SD T, SP T, SS T, SE T, | Timer operations |
| FR C, RC, SC, CD C, CU C | Counter operations |
| L, LD, T | Load and transfer operations |
| JU=, JC=JZ $=, J N=, J P=, ~ J M=, ~ J O=$ | Jump operations |
| SLW, SRW | Shift operations |
| D, I | Decrement and increment |
| C DB, JU, JC, TNB | Block calls |

1 In combination with "DO FW," the "A I" operation becomes the "A Q" operation if the byte address in the data word or flag word is higher than 127.

## Caution

Damage to the system.
Performing operations that are not listed in Table 8-20 will damage your system.
Perform only those operations that are listed in Table 8-20.

Figure 8-6 shows how the contents of a data word determine the parameter of the next statement.


| Actual program |  |  |
| :---: | :---: | :---: |
| :C | DB | 6 |
|  | $\vdots$ |  |
| :A | i | 8.1 |
| :FR | T | 1 |

Figure 8-6. Executing a "DO" Operation

The following example illustrates how new parameters are generated in every program scan.

| Example | STL | Explanation |
| :---: | :---: | :---: |
| Set the contents of data words DW20 to DW100 to signal state " 0 ". The index register for the parameter for the data words is DW1. |  | Call data block DB202. <br> Load constant number 20 in ACCU 1. <br> Transfer contents from ACCU 1 to data word DW1. <br> Load hex constant 0 in ACCU 1. <br> DO data word DW1. <br> Transfer the contents from ACCU 1 to the data word whose address is stored in data word DW1. <br> Load data word DW1 in ACCU 1. <br> Load constant number 1 in ACCU 1. Data word DW1 is shifted to ACCU 2. <br> ACCU 2 und ACCU 1 are added, and the result is stored in ACCU 1 (data word address is higher). <br> Transfer contents of ACCU 1 to data word DW1 (new data word address). The constant number 100 is loaded in ACCU 1 and the new data word address is shifted to ACCU 2. <br> Compare the ACCUs for less than or equal to: ACCU 2 ACCU 1. <br> Jump conditionally to label F1, if ACCU 2 ACCU 1. |

### 8.2.10 Jump Operations

Table 8.20 provides an overview of the jump operations. An example follows the table.
Table 8-20. Overview of Jump Operations

| Operation |  | Meaning |
| :---: | :---: | :---: |
| $\mathrm{JU}=$ |  | Jump unconditionally <br> The unconditional jump is executed independently of conditions. |
| JC= |  | Jump conditionally <br> The conditional jump is executed if the RLO is " 1 ". If the RLO is " 0 ", the statement is not executed and the RLO is set to " 1 ". |
| JZ = |  | Jump if the result is "zero" <br> The jump is executed only if CC $1=0$ and CC $0=0$ The RLO is not changed. |
| JN = |  | Jump if the result is "not zero" <br> The jump is executed only if CC 1 CC 0 <br> The RLO is not changed. |
| JP = |  | Jump if the result is positive <br> The jump is executed only if CC $1=1$ and CC $0=0$ The RLO is not changed. |
| JM = |  | Jump if the result is negative <br> The jump is executed only if CC $1=0$ and CC $0=1$ <br> The RLO is not changed. |
| JO = | $\uparrow$ | Jump on overflow <br> The jump is executed if an overflow occurs. Otherwise the jump is not executed. The RLO is not changed. |
| ID Jump label (up to 4 characters) |  |  |

## Processing Jump Operations

A symbolic jump destination (jump label) must always be entered next to a jump operation. This jump label can have up to four characters. The first character must be a letter of the alphabet.

When programming, please be aware of the following items:

- The absolute jump displacement cannot exceed +127 or -128 words in the program memory. Some statements take up two words (e.g., "Load a constant"). For long jumps, insert an intermediate destination.
- Jumps can be executed only within a block.
- Jumping over segment boundaries ("BLD 255") is not permitted.
- Jump labels can be set only at the start of a series of scans for CPU 102.


[^1]
### 8.2.11 Substitution Operations, for CPU 103 and Higher

If you plan to process a program with various operands and without a lot of changes, it is advisable to assign parameters to individual operands (see section 7.3.4). If you have to change the operands, you only need to reassign the parameters in the function block call.

These parameters are processed in the program as "formal operands".
Special operations are necessary for this processing. However, these special operations are no different in their effect than operations without substitution. A brief description of these operations and examples follows.

## Binary Logic Operations

Table 8-21 provides an overview of binary logic operations.

Table 8-21. Overview of Binary Logic Operations

| Operation | Operand | Meaning |  |  |
| :---: | :---: | :---: | :---: | :---: |
| A = |  | AND operation Scan a formal operand for "1", |  |  |
| AN = |  | AND operation Scan a formal operand for " 0 ". |  |  |
| $0=$ |  | OR operation Scan a formal operand for " 1 ". |  |  |
| ON = |  | OR operation Scan a formal operand for " 0 ". |  |  |
| Formal operand |  | Actual operands permitted | Parameter type | Data type |
|  |  | Inputs, outputs, and flags addressed in binary form <br> Timers and counters | $\begin{gathered} \text { I, Q, F } \\ \text { T, C } \end{gathered}$ | BI |

## Set/Reset Operations

Table 8-22 provides an overview of the set/reset operations. An example follows the table.
Table 8-22. Overview of Set/Reset Operations

| Operation | Operand | Meaning |  |  |
| :---: | :---: | :--- | :--- | :--- |
| $\mathbf{S}=$ |  | Set a formal operand (binary). |  |  |
| RB $=$ |  | Reset a formal operand (binary). |  |  |
| $=\quad=$ | A | Assign <br> The RLO is assigned to a formal operand. |  |  |
| Formal operand |  | Actual operands permitted | Parameter <br> type | Data <br> type |
|  | Inputs, outputs, and flags <br> addressed in binary form | I, Q,F | BI |  |

Example: FB30 is assigned parameters in OB1.

| Call in OB1 |  | Program in FB30 |  | Executed Program |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | : JU FB 30 | :A | =on 1 | :A | I | 0.0 |
| NAME | :Combine | :AN | =on 2 | :AN | I | 0.1 |
| on 1 | : I 0.0 | :0 | =on 3 | :0 | I | 0.2 |
| ON 2 | : I 0.1 | : | =мот 5 | :s | ${ }^{\circ}$ | 1.2 |
| ON 3 | : I 0.2 | := | =off 1 | : $=$ | Q | 1.0 |
| valı | : I 0.3 | :A | =val 1 | :A | I | 0.3 |
| off1 | : 81.0 | :A | =on 2 | :A | I | 0.1 |
| OFF2 | : 01.1 | :on | =on 3 | :on | I | 0.2 |
| мот5 | : 01.2 | :RB | =мот 5 | :R | $\bigcirc$ | 1.2 |
|  |  | := | =OFF 2 | := | Q | 1.1 |
|  |  | : BE |  | : BE |  |  |

## Load and Transfer Operations

Table 8-23 lists the various load and transfer operations. An example follows the table.
Table 8-23. Overview of Load and Transfer Operations

| Operation | Operand | Meaning |  |  |
| :---: | :---: | :---: | :---: | :---: |
| L = |  | Load a formal operand. |  |  |
| LD = |  | Load a formal operand in BCD code. |  |  |
| LW = |  | Load the bit pattern of a formal operand. |  |  |
| T = |  | Transfer to a formal operand. |  |  |
| Formal operand |  | Actual operands permitted | Parameter type | Data type |
| For L |  | Inputs, outputs, and flags addressed in binary form Data <br> Timers and counters | $\begin{gathered} \text { I, Q, F } \\ \text { PW*, PY* } \\ \text { DW, DR, DL } \\ \text { T, C } \end{gathered}$ | BY, W |
| For LD |  | Timers and counters | T, C |  |
| For LW |  | Bit pattern | D | KF, KH, KM, KY, KS, KT, KC |
| For T |  | Inputs, outputs, data (DW, DR, DL) and flags addressed in binary form | I, Q <br> DW, DR, DL $\mathrm{F}, \mathrm{PW}^{*}, \mathrm{PY}^{\star}$ | BY, w |

* Not for integral function blocks

Example: FB34 is assigned parameters in PB1.

| Call in PB1 |  | Program in FB34 |  |  | Executed Program |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | : A | =I 0 |  | : A | I | 0.0 |
|  | : JU FB 34 | : 5 | =L1 |  | : 5 | FW | 10 |
| NAME | :LIoAd/tran | :s | c | 6 | :s | c | 6 |
| I0 | : I 0.0 | :A | = 11 |  | : A | I | 0.1 |
| I1 | : I 0.1 | :Lw | =Lw1 |  | : 1 | кс | 140 |
| L1 | : FW 10 | :s | c | 7 | :s | c | 7 |
| Lw1: | : кс 140 | : A | I | 0.2 | : A | I | 0.2 |
| LC1 | : c 7 | :cu | c | 6 | :cu | c | , |
| t1 | : $\mathrm{QWW}^{4}$ | :cu | c | 7 | :cu | c | 7 |
| IW2 : | : кс 160 | :LD | =LC1 |  | :LD | c | 7 |
|  | : BE | :T | =T1 |  | :T | QW | 4 |
|  |  | :A | I | 0.3 | :A | I | 0.3 |
|  |  | :R | c | 6 | :R | c | 6 |
|  |  | :R | c | 7 | :R | c | 7 |
|  |  | :Lw | =Lw2 |  | :L | кс | 160 |
|  |  | :LD | $=\mathrm{LC} 1$ |  | :LD | c |  |
|  |  | : ! =F |  |  | : ! = F |  |  |
|  |  | :R | c | 7 | :R | c | 7 |
|  |  | : BE |  |  | : BE |  |  |

## Timer and Counter Operations

Table 8-24 provides an overview of timer and counter operations. Examples follow the table.
Table 8-24. Overview of Timer and Counter Operations


1 "SP" and "SD" do not apply to counters.

## Specifying Times and Counts

As with the basic operations, you can specify a time or count as a formal operand. In this case, you must distinguish as follows whether the value is located in an operand word or is specified as a constant.

- Operand words can be of parameter type " l " or " $Q$ " and of data type "W". Use the "L=" operation to load them into the accumulator.
- Constants can be of parameter type "D" and of data type "KT" or "KC". Use "LW=" to load these formal operands into the accumulator.

The following examples show how to work with timer and counter operations:

## Example 1:

| Function Block Call |  |  | Program in Function Block (FB32) |  |  | Executed Program |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | : AN | =I 5 |  | : An | I | 0.0 |
|  | : JU | FB 32 | :A | = 16 |  | :A | I | 0.1 |
| NAME | :TIME |  | : L | кт | 005.2 | : 5 | кт | 5.2 |
| I 5 | : | I 0.0 | : SFD | =TIM5 |  | : SF | T | 5 |
| I 6 | : | I 0.1 | :A | =I 5 |  | :A | I | 0.0 |
| tim5 | : | T 5 | :AN | $=16$ |  | : An | I | 0.1 |
| tim6 | : | T 6 | : L | кт | 005.2 | :L | кт | 5.2 |
| OFF6 | : | Q 1.0 | : ssu | =TIM6 |  | : ss | T | 6 |
|  | : BE |  | :A | =TIM5 |  | :A | T | 5 |
|  |  |  | :0 | =TIM6 |  | :0 | T | 6 |
|  |  |  | := | =0FF6 |  | : $=$ | Q | 1.0 |
|  |  |  | :A | I | 0.2 | :A | I | 0.2 |
|  |  |  | :RD | =TIM5 |  | :R | T | 5 |
|  |  |  | :RD | =TIM6 |  | :R | T | 6 |
|  |  |  | : BE |  |  | : BE |  |  |

## Example 2:

| Function Block Call |  |  |  | Program in Function Block (FB33) |  |  | Executed Program |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | : A | =I 2 |  | : A | I | 0.0 |
|  | : J | FB | 33 | : | кс | 017 | : 1 | кс | 017 |
| $\begin{aligned} & \text { NAME } \\ & \text { I2 } \end{aligned}$ | : Count |  |  | SEC | =CNT5 |  | : ${ }^{\text {S }}$ | c | 5 |
|  | : | I 0 |  | :A | $=13$ |  | :A | I | 0.1 |
|  | : | I 0 |  | : ssu | =CNT5 |  | :cu | c | 5 |
|  |  | I 0 |  | : ${ }^{\text {A }}$ | $=14$ |  | :A | I | 0.2 |
| CNT5 | : | C 5 |  | : SFD | =CNT5 |  | :CD | c | 5 |
| off3 | : | Q |  | : ${ }^{\text {A }}$ | =CnT5 |  | :A | c | 5 |
|  | $: \mathrm{BE}$ |  |  | := | =0FF3 |  | : $=$ | Q | 1.0 |
|  |  |  |  | : ${ }^{\text {A }}$ |  | 0.3 | : ${ }^{\text {A }}$ | I | 0.3 |
|  |  |  |  | :RD | =CNT5 |  | :R | c | 5 |
|  |  |  |  | :BE |  |  | : BE |  |  |

## "DO" Operation

Table 8-25 and the example that follows explain the processing operation.
Table 8-25. "DO" Operation

| Operation | Operand | Meaning |  |  |
| :--- | :---: | :--- | :---: | :---: |
| DO $=$ |  | Process formal operand <br> The substituted blocks are called unconditionally. |  |  |
| Formal operands |  | Actual operands permitted | Parameter <br> type | Data <br> type |
|  | DB, PB, SB, FB1 | B |  |  |

${ }^{1}$ As actual operands, function blocks cannot have block parameters.

## Example:

| Function Block Call |  |  | Program in Function Block FB35 |  | Executed Program |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| StL |  |  |  |  |  |  |  |
|  | : JU | FB 35 | :DO | =D5 | : ${ }^{\text {c }}$ | DB | 5 |
| name |  |  | : | =DW2 | :L | DW | 2 |
| D5 | : | DB 5 | :DO | =D6 | :c | DB | 6 |
| DW2 | : | DW 2 | :T | =DW1 | :T | DW | 1 |
| D6 | : | DB 6 | :T | $=$ Q 4 | :T | Qw | 4 |
| DW1 | : | DW 1 | :DO | =MOT5 | : JU | FB | 36 |
| Q4 | : | Qw 4 | : BE |  | : BE |  |  |
| мот5 | : BE | FB 36 |  |  |  |  |  |

### 8.3 System Operations, for CPU 103 and Higher

System operations and supplementary operations have the following limitations:

- You can program them only in function blocks.
- You can program them only in the STL method of representation.

Since system operations access system data, only users with system knowledge should use them. If you want to program system operations, you must select "SYS: OPS. Y" in the programmer presets menu.

### 8.3.1 Set Operations

Like the supplementary bit operations, these set operations can change individual bits. Table 8-26 provides an overview of the set operations.

Table 8-26. Overview of Set Operations

| Operation | Operand |  | Meaning |
| :---: | :---: | :---: | :---: |
| SU |  |  | Set bit unconditionally <br> A specific bit is set to " 1 " in the system data area. |
| RU | 4 | 4 | Reset bit unconditionally <br> A specific bit is set to " 0 " in the system data area. |
|  | RS | Parameter 0.0 to 255.15 |  |

## Processing Set Operations

Execution of set operations does not depend on the RLO.

### 8.3.2 Load and Transfer Operations

Use these load and transfer operations to address the entire program memory of the programmable controller. They are used mainly for data exchange between the accumulator and memory locations that cannot be addressed by operands. Table 8-27 provides an overview of the load and transfer operations.

Table 8-27. Overview of Load and Transfer Operations

| Operation | Operand |  | Meaning |
| :---: | :---: | :---: | :---: |
| LIR |  |  | Load the register indirectly <br> The contents of a memory word are loaded into the specified register (ACCU 1, 2). The address is in ACCU 1. |
| TIR |  | $\uparrow$ | Transfer the register indirectly <br> The contents of the indicated register are transferred to a memory location. The address is in ACCU 1. |
| Parameter 0 (for ACCU 1), 2 (for ACCU 2 ) |  |  |  |
| TNB |  |  | Transfer a data field (byte-by-byte) <br> A memory area is transferred in the program memory as a field. <br> End address destination area: <br> ACCU 1 <br> End address source area: <br> ACCU 2 |
| T | $\uparrow$ | $\uparrow$ | Transfer <br> A word is transferred to the system data area. |
| ID RS |  | Parameter 0 to 255 |  |

## Loading and Transferring Register Contents

Both accumulators can be addressed as registers. Each register is 16 bits wide. Since the "LIR" and "TIR" operations transmit data by words, the registers are addressed in pairs. Loading and transferring register contents are independent of the RLO. The processor goes to ACCU 1 to get the address of the memory location referenced during data exchange. Consequently, make sure that the desired address is stored in ACCU 1 before this system operation is processed.

| STL |  |  | Explanation |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| L | кн | 6100 | Load the address $6100_{\mathrm{H}}$ into ACCU 1. |
| LIR | 0 |  | Load the information from the memory location with the address $6100_{\mathrm{H}}$ into ACCU 1. |

## Processing a Field Transfer

A field transfer is processed independently of the RLO. The parameter indicates the length of the data field (in bytes) that is to be transferred. The field can be up to 255 bytes long. The address of the source field is in ACCU 2. The address of the destination field is in ACCU 1. The higher address of each field must be specified because a field transfer takes place by decrementing. The bytes in the destination field are overwritten during the transfer.

| Example | Representation |
| :---: | :---: |
| Transfer a 12-byte data field from address $\mathrm{FOA}_{\mathrm{H}}$ to address $\mathrm{EE} 90_{\mathrm{H}}$. |  |
| STL | Explanation |
| $\begin{array}{lll} \text { :L } & \text { KH } & \text { F0A2 } \\ \text { :L } & \text { KH } & \text { EE90 } \\ & & \\ : \text { :TNB } & 12 & \end{array}$ | Load the end address of the source field into ACCU 1. <br> Load the end adress of the destination field into ACCU 1. The source address is shifted to ACCU 2. <br> Transfer the data field to the destination field. |

## Transferring to the System Data Area

Example: Set the scan monitoring time to 100 ms after each mode change from "STOP" to "RUN". You can program this time in multiples of 10 ms in system data word 96. The following function block can be called from OB21, for example.

| STL |  |  |  |
| :--- | ---: | ---: | :--- |
| FB |  |  | Explanation |
| L | KF | +10 | Load ACCU number and type |
| T with the factor 10. |  |  |  |
| TE | RS | 96 | Transfer this value to system data word 96. |

## Caution

The TIR, TRS and TNB operations are memory-changing operations with which you can access the user memory and the system data area. These accesses are not monitored by the operating system. Improper use of the operations can lead to changes in the program and to a programmable controller crash.

### 8.3.3 Arithmetic Operations

An arithmetic operation changes the contents of ACCU 1 by a specified value. The parameter represents this value as a positive or negative decimal number. Table $8-28$ shows the essential features of the "ADD" operation. An example follows the table.

Table 8-28. Overview of the "ADD" Operation

| Operation | Operand |  | Meaning |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | $\uparrow$ | $\uparrow$ |  | stant <br> word cons |  |
|  | $\begin{aligned} & \mathrm{BF} \\ & \mathrm{KF} \end{aligned}$ | Parameter |  | $\begin{array}{lr} -128 & \text { to } \\ -32768 & \text { to } \end{array}$ | $\begin{aligned} & +127 \\ & +32767 \end{aligned}$ |

## Processing

An arithmetic operation is executed independently of the RLO. It does not affect the RLO or the condition codes.
You can subtract by entering a negative parameter.
Even if the result cannot be represented by 16 bits, no carry is made to ACCU 2, i.e., the contents of ACCU 2 are not changed.

| Example | STL |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| Decrement the constant $1020_{\mathrm{H}}$ by 33 and store the result in flag word FW28. Afterwards add the constant 256 to the result and store the sum in flag word FW30. | L | KH | 1020 | The constant $1020_{\mathrm{H}}$ is loaded into ACCU 1. |
|  | AD | BF | -33 | The constant $-33_{0 \mathrm{D}}$ is added to the ACCU contents. |
|  |  | FW | 28 | The new ACCU contents ( $0 \mathrm{FFF}_{\mathrm{H}}$ ) are stored in flag word FW28. |
|  |  | KF | 256 | The constant $256_{0 \text { D }}$ is added to the last result. |
|  |  | FW | 30 | The new ACCU contents $\left(10 \mathrm{FF}_{\mathrm{H}}\right)$ are stored in flag word FW30. |

### 8.3.4 Other Operations

Table 8-29 provides an overview of the remaining system operations.
Table 8-29. The "TAK" and "STS" Operations

| Operation | Operand | Meaning |
| :--- | :--- | :--- |
| TAK |  | Swap accumulator contents <br> Swap the contents of ACCU 1 and ACCU 2 regardless of the <br> RLO. The RLO and the condition codes are not affected. |
| STS |  | Stop immediately <br> The PLC goes into the STOP mode regardless of the RLO. |

## Processing the "STS" Operation

When the "STS" operation is executed, the programmable controller goes into the STOP mode immediately. Program processing is terminated at this point. The STOP state can only be cancelled manually (with the mode selector) or with the programmer function "PC START".

### 8.4 Condition Code Generation

The processor of the programmable controller has the following three condition codes:

- CC 0
- CC 1
- OV (overflow)

The following operations affect the condition codes.

- Comparison operations
- Arithmetic operations
- Shift operations
- Some conversion operations

The state of the condition codes represents a condition for the various jump operations.

## Condition Code Generation for Comparison Operations

Execution of comparison operations sets condition codes CC 0 and CC 1 (see Table 8-30). The overflow condition code is not affected. Comparison operations do affect the RLO. When a comparison is satisfied, the RLO is 1 . This allows you to use the "JC" conditional jump operation after a comparison operation.

Table 8-30. Condition Code Settings for Comparison Operations

| Contents of ACCU 2 as <br> Compared to Contents <br> of ACCU 1 | Condition Codes |  |  | Possible <br> Jump Operations |
| :---: | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV |  |
| Equal to | 0 | 0 |  | JZ |
| Less than | 0 | 1 |  | $\mathrm{JN}, \mathrm{JM}$ |
| Greater than | 1 | 0 |  | $\mathrm{JN}, \mathrm{JP}$ |

## Condition Code Generation for Arithmetic Operations

Execution of arithmetic operations sets all condition codes according to the result of the arithmetic operation (see Table 8-31).

Table 8-31. Condition Code Settings for Fixed-Point Arithmetic Operations

| Result after <br> Arithmetic Operation <br> is Executed | Condition Codes |  |  | Possible <br> Jump Operations |
| :---: | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV |  |
| $<-32768$ | 1 | 0 | 1 | JN, JP, JO |
| -32768 to - 1 | 0 | 1 | 0 | JN, JM |
| 0 | 0 | 0 | 0 | JZ |
| +1 to +32767 | 1 | 0 | 0 | JN, JP |
| $>+32767$ | 0 | 1 | 1 | JN, JM, JO |
| (-) $65536^{*}$ | 0 | 0 | 1 | JZ, JO |

* This number is the result of the calculation -32768-32768


## Condition Code Generation for Digital Logic Operations

Digital logic operations set CC 0 and CC 1. They do not affect the overflow condition code (see Table 8-32). The setting depends on the contents of the ACCU after the operation has been processed.

Table 8-32. Condition Code Settings for Digital Logic Operations

| Contents <br> of the <br> ACCU | Condition Codes |  |  | Possible <br> Jump Operations |
| :---: | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV |  |
| Zero (KH = 0000) | 0 | 0 |  | JZ |
| Not zero | 1 | 0 |  | $\mathrm{JN}, \mathrm{JP}$ |

## Condition Code Generation for Shift Operations

Execution of shift operations sets CC 0 and CC 1. It does not affect the overflow condition code (see Table 8-33). Code setting depends on the state of the last bit shifted out.

Table 8-33. Condition Code Settings for Shift Operations

| Value of <br> the Last Bit <br> Shifted Out | Condition Codes |  |  | Possible <br> Jump Operations |
| :---: | :---: | :---: | :---: | :---: |
|  | CC 1 | CC 0 | OV |  |
| $0 "$ | 0 | 0 |  | JZ |
| "1" | 1 | 0 |  | JN, JP |

## Condition Code Generation for Conversion Operations

The formation of the two's complement (CSW) sets all condition codes (see Table 8-34). The state of the condition codes is based on the result of the conversion function.

Table 8-34. Condition Code Settings for Conversion Operations

| Result after <br> Arithmetic Operation <br> is Executed | Condition Codes |  |  | Possible |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

* This number is the result of the conversion of $\mathrm{KH}=8000$.


### 8.5 Sample Programs

Sections 8.5.1 through 8.5.3 provide a few sample programs that you can enter and test in all three methods of representation on a programmer.

### 8.5.1 Momentary-Contact Relay/Edge Evaluation

| Example |  |  | Circuit Diagram |
| :---: | :---: | :---: | :---: |
| On each leading edge of the signal at input I 0.0 , the AND condition "A I 0.0 and AN F 64.0" is satisfied; the RLO is " 1 ". This sets flags F 64.0 and F 2.0 ("edge flags"). <br> In the next processing cycle, the AND condition "A I 0.0 and AN F 64.0 " is not satisfied since flag F 64.0 has already been set. <br> Flag 2.0 is reset. <br> Therefore, flag F 2.0 is " 1 " for only one program run. When input I 0.0 is switched off, flag F 64.0 is reset. <br> This resetting prepares the way for evaluation of the next leading edge of the signal at input I 0.0. |  |  |  |
| STL |  | CSF | LAD |
| $\begin{array}{llr}\text { A } & & \\ \text { A } & \text { I } & 0.0 \\ \text { AN } & \text { F } & 64.0 \\ = & \text { F } & 2.0 \\ \text { S } & \text { F } & 64.0 \\ \text { AN } & \text { I } & 0.0 \\ \text { R } & \text { F } & 64.0 \\ \text { NOP } & \text { O }\end{array}$ | $10.0-848$ |  |  |

### 8.5.2 Binary Scaler/Binary Divider

This section describes how to program a binary scaler.
Example: The binary scaler (output Q 1.0) changes its state each time I 0.0 changes its signal state from " 0 " to " 1 " (leading edge). Therefore, half the input frequency appears at the output of the flip-flop.


## Note

Output in CSF or LAD is possible only if you enter the segment boundaries "***" when programming in STL.

### 8.5.3 Clock/Clock-Pulse Generator

This subsection describes how to program a clock-pulse generator.
Example: A clock-pulse generator can be implemented using a self-clocking timer that is followed in the circuit by a binary scaler. Flag F 2.0 restarts timer T 7 each time it runs down, i.e., flag F 2.0 is " 1 " for one cycle each time the timer runs down. The pulses of flag F 2.0 applied to the binary scaler result in a pulse train with pulse duty factor 1:1 at output Q 1.0. The period of this pulse train is twice as long as the time value of the self-clocking timer.


## 9 Integrated Blocks and Their Functions

9.1 Assigning Internal Functions to DB1,
for CPU 103 Version 8MA03 and Higher
9.1.1 Configuration and Default Settings for DB1
9.1.2 Setting the Address for the Parameter Error Code in DB1
9.1.3 Assigning Parameters in DB1
9.1.4 Rules for Setting Parameters in DB1
9.1.5 How to Recognize and Correct Parameter Errors
9.1.6 Transferring DB1 Parameters to the Programmable Controller
9.1.7 Reference Guide for Setting Parameters in DB1
9.1.8 Defining System Characteristics in DB1

9-1
9-1
9-2
9-4
$9-4$
$9-6$
$9-9$
9-9
9-10

- $9-11$
9.2 Integrated Function Blocks, for CPU 102 Version 8MA02 and Higher ........................ . . 9 - 11
9.2.1 Code Converter : B4 - FB240 -

9-12
9.2.2 Code Converter: 16-FB241-

9-12
9.2.3 Multiplier : 16-FB242 - ................................................. 9 - 13
9.2.4 Divider : 16 - FB243 -

9-13
9.2.5 Analog Value Conditioning Modules FB250 and FB251 ........... 9 - 14
9.3 Integrated Organization Blocks .................................. 9 . 14
9.3.1 Scan Time Triggering OB31, for CPU 103 and Higher ............. 9-14
9.3.2 Battery Failure OB34 ............................................ 9 - 14
9.3.3 OB251 PID Algorithm, for CPU 103 Version 8MA02 and Higher ........................ 9 - 15
$9-15$

## Figures

## 9-1 DB1 with Default Parameters

9-2 Inputting the Address for the Parameter Error Code
$9-3$
9-3 Parameter Error Codes and Their Meaning
$9-7$
9-4 Erroneous Parameter Assignment in DB1
$9-8$
9-5 Inputting the System Data Parameter
9-11
9-6 Calling Up the OB251 PID Algorithm
$9-15$
9-7 Block Diagram of the PID Controller
$9-16$
9-8 Principle of Interval Sampling
9-21
9-9 Process Schematic
9-22

## Tables

| 9-1 | Parameter Blocks and Their IDs | $9-2$ |
| :---: | :---: | :---: |
| 9-2 | Call and Parameter Assignments of FB240 | $9-12$ |
| 9-3 | Call and Parameter Assignments of FB241 | $9-12$ |
| 9-4 | Call and Parameter Assignments of FB242 | 9-13 |
| 9-5 | Call and Parameter Assignments of FB243 | $9-13$ |
| 9-6 | Legend for the Block Diagram of the PID Controller | 9-16 |
| 9-7 | Description of the Control Bits in Control Word "STEU" | 9-17 |
| 9-8 | Structure of the Controller DB | 9-19 |

## 9 Integrated Blocks and Their Functions

### 9.1 Assigning Internal Functions to DB1, for CPU 103 Version 8MA03 and Higher

You can program the following CPU functions:

- Using the integral real-time clock (see chapter 12)
- Exchanging data via SINEC L1 (see chapter 13)
- Changing polling interval for time-controlled program processing (OB 13) (see chapter 7 )
- Assigning system parameters (see chapter 9)
- Setting the address for the parameter error code (see chapter 9)

To assign parameters to these functions, you must configure data block 1 (DB1).

### 9.1.1 Configuration and Default Settings for DB1

To make it easier for you to assign parameters, data block 1 is already integrated in the CPU with default parameters. After performing an overall reset, you can load the default DB1 from the programmable controller into your programmer and display it on the screen (see Figure 9-1). The character string "DB1" must remain before the parameter blocks and be followed by at least one filler (such as a blank space or a comma).

| 0 : | KS |  | 'DB1 \&\&, \% | SLN 1 | SF | '; |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12: | KS | $=$ | 'DB2 DW0 | EF DB3 | DW0 | '; |
| 24: | KS |  | ' KBE MB10 | 0 KBS MB | 01 | '; |
| $36:$ | KS | $=$ | 'PGN 1 ; |  | 0 | '; |
| 48: | KS | $=$ | 'CLK DB5 | DWO ST |  | '; |
| 60 : | KS | $=$ | ' MW102 | STP Y | SAV Y | '; |
| 72 : | KS | $=$ | 'OHE N | SET 401 | 04.92 | '; |
| 84 : | KS |  | '12:10:00 | TIS |  | '; |
| 96: | KS |  | '01.04. 13 | 3:00:00 | OHS | '; |
| 108: | KS |  | '000000:00 | :000 \# ; < | \%\% \% ${ }^{\text {\% }}$ W |  |
| 120: | KS |  | ' 500 ; \% | , ¢\% स OB13 | 100 | '; |
| 132: | KS |  | ' ; END |  |  | '; |

Figure 9-1. DB1 with Default Parameters

This preset DB1 has one parameter block for each function. Each parameter block begins with a block ID (shown in Figure 9-1 in the shaded background). The block ID is followed by a colon. The individual parameters for each function are contained in these parameter blocks.

Each parameter block begins with a block ID followed by a colon. This colon must be followed by at least one filler (such as a blank space or a comma). A semicolon must be at the end of each parameter block with at least one filler between the semicolon and the next block ID.

The parameter blocks listed in Table 9-1 are used for the S5-100U.
Table 9-1. Parameter Blocks and Their IDs

| Block ID | Explanation/Default Setting |
| :---: | :---: |
| 'DB1 '; | Start ID |
| 'SL1: '; | SINEC L1: Parameter block for SINEC L1 configuration / (see chapter 13) |
| 'clp: ': | Clock-Parameters: Parameter block for integral time clock/ clock function not activated (see chapter 12) |
| 'SDP: '; | System-Dependent Parameter: Parameter block for system specifications default setting for cycle time monitoring is 500 ms (see section 9.1.8) |
| 'tifb: '; | Timer Function Blocks: Parameter block for time-controlled program processing: OB13 is called up every 100 ms . (see chapter 7 ) |
| 'ERT: '; | Error ReTurn: Address for parameter error code / no default setting (see section 9.1.2) |
| 'End '; | END block ID for DB1 |

The sequence of the parameters in DB1 is not fixed. A semicolon must be at the end of each parameter block with at least one filler between the semicolon and the next block ID.

The structure of the following parameter blocks is described here in detail.

- ERT: (Error code position)
- SDP: (System specifications)

The parameter blocks that are not discussed here are explained in the chapters that describe their functions.

### 9.1.2 Setting the Address for the Parameter Error Code in DB1

For the following reasons, we recommend that you use this example when you start setting your parameters:

- Parameter block "ERT:" is the only block with no default parameters in DB1. You must therefore enter all the parameters. We will explain the rules for assigning parameters step by step, so that you can learn the rules quickly.
- The correctly input "ERT:" parameter block makes it easy for you to correct parameter setting errors; therefore, you should complete this block in DB1 before you change or add other parameters.

The error parameter block is only important during the start-up phase. You should erase it during "normal" operation because it takes up a lot of memory space.
$\qquad$

To help find parameter errors more easily and to help correct them, you can ask the programmable controller to output error messages in a coded form. All you have to do is to tell the programmable controller where it should store the error code. Make this input in parameter block "ERT:" of DB1.

The error code can be stored in either of the following locations:

- In flagwords
- In data words in a data block


## How to Proceed:

1. Perform an overall reset on the programmable controller.
2. Display DB1 on the programmer.
3. Position the cursor on the $E$ of the "END" ID at the end of the default DB1.
4. Enter the characters that are highlighted in Figure 9-2.


Figure 9-2. Inputting the Address for the Parameter Error Code
5. Use the following check list to make sure your entries are correct.

- Is the block ID "ERT:" terminated by a colon?
- Is at least 1 filler (a blank space in Figure 9-2) added after the colon?
- Is the parameter name (ERR) entered correctly?
- Does at least 1 filler (a blank space) follow the parameter name?
- Is the argument (MW1) entered correctly?
- Does at least 1 filler (a blank space) follow the argument?
- Does a semicolon (;) indicate the block end?
- Does DB1 end with the end ID "END" followed by a space?

6. Transfer the changed DB1 to the programmable controller.
7. Switch the programmable controller from STOP to RUN.

- The programmable controller accepts the changed DB1.

If you did not store the parameter block "ERT:" in DB1, you can localize the error in the ISTACK if there was an incorrect parameter setting. However, you will not know what type of error is present. The same applies if you made an error when you input the parameter block "ERT:"

### 9.1.3 Assigning Parameters in DB1

As discussed in section 9.1.2, you use the following steps to change or expand the preset values of DB1:

1. Display the default DB1, with its parameter block "ERT:" on the programmer.
2. Position the cursor on the desired parameter block.
3. Change or expand the parameters.
(for an explanation and possible parameter values see section 9.1.7)
4. Transfer the changed DB1 to the programmable controller.
5. Switch the programmable controller from STOP to RUN.

Changed DB1 parameters are accepted.

## Note

If the CPU recognizes an error in DB1, then it remains in the STOP mode (red LED lights up) even after a switch from STOP to RUN.

### 9.1.4 Rules for Setting Parameters in DB1

DB1 consists of the following:

$\qquad$

In the following section are the rules for changing or expanding entire parameter blocks. Follow these steps or the CPU will not understand what you have entered.

1. Enter the start ID "DB1", followed by a filler.

- DB1 must begin with the start ID "DB1". Do not separate the three characters from each other. After the start ID, there must be at least one filler. Use a blank space or a comma as a filler.

2. Enter the block ID for the parameter block, followed by a filler.

- The start ID and filler are followed by the block ID for the parameter block. The sequence of the parameter blocks in DB1 is random. The block ID identifies a block and its corresponding parameter. The block ID "SL1", for example, stands for the SINEC-L1 parameter. You must enter a colon immediately after the block ID. If the colon is missing, then the CPU skips this block and displays an error message. You must add at least one filler after the colon of a block ID.

3. Enter the parameter name, followed by a filler.

- The parameter name comes next. Parameter names are names for single parameters within a parameter block. Within a block, the first four characters of a parameter name must be different from each other. After the parameter name, you must add at least one filler.

4. Enter the argument that is attached to the parameter name, followed by a filler.

- At least one argument is attached to each parameter name. An argument is either a number or a STEP 5 operand that you must enter. If several arguments belong to a parameter name, then every argument must be followed by at least one filler (even the last one).

5. Enter a semicolon (; ) to identify the block end, followed by a filler.

- After the semicolon, you must enter at least one filler. Leaving out the semicolon leads to misinterpretation in the CPU.

6. Enter additional parameter blocks after the semicolon.

- (Use steps 2 through 5 to create additional parameter blocks.)

7. Enter the end ID "END".

- This identifies the end of DB1. If you forget to enter an end ID, this leads to errors in the CPU.

The preceding steps present the minimal requirements for setting the parameters. Beyond that, there are additional rules that make it easier for you to assign parameters.

For example:

- You have the ability to add comments.
- You can expand the German mnemonics used as parameter names by using plain English text.

Comments can be added anywhere a filler is allowed. The comment symbol is the pound (\#) sign. The comment symbol must be placed at the beginning and at the end of your comment. The text between two comment symbols may not contain an additional \#.
Example: \#Comment\# .
At least one filler must follow the comment.
If you wish to change the default settings in parameter blocks SL1: or CLP:, you must first of all overwrite the two comment characters (\#) with blanks. If you fail to do this, the changes are ignored.
If you wish to retain the default settings for one of the two parameter blocks, you must place it between comment characters (overwrite blanks with "\#").

In order to make it easier to read parameter names, you can add as many characters as you wish if you add an underscore ( $\_$) after the abbreviated parameter name.
Example: SF becomes SF_SENDMAILBOX.
At the end of the input, you must add at least one filler.
There is a rule of thumb that will help you check DB1. You should include at least one filler in the following instances:

- After the start ID
- Before and after the block ID, parameter name, argument, and semicolon


### 9.1.5 How to Recognize and Correct Parameter Errors

If an error occurs while assigning parameters and the programmable controller does not go to the "RUN" mode, you have two possibilities for recognizing errors:

- By using a parameter error code
- By using the analysis function "ISTACK"

Both possibilities are described below.

## Scanning the Parameter Error Code

If you have entered a start address for the parameter error code in parameter block "ERT:" of DB1 (see section 9.1.2), then you can retrieve the cause of the error, and the error location information at this address.

The entire error code occupies 10 data words or 20 flag bytes. In the following examples and tables, we assume that the error code is stored in a data block starting with data word 0 . The error code occupies DW0 through DW9. In the "Flag" operand area, this corresponds to FW0 through FW19.
$\qquad$

Example: You entered the start address DB3 DW0 in parameter block "ERT:". The parameters set in DB1 have already been transferred to the programmable controller. Then you continue to set parameters in DB1. While attempting to transfer the changed DB1 parameters to the programmable controller, you find out that the programmable controller remains in the STOP mode. You suspect that the reason for this is a parameter error. To find the error, display DB3 on the programmer. The entire contents of DB3 appear on the screen. DW0 through DW9 contain the code for the parameter error. In the following figure, you see how your screen could look. Below the screen display is a complete list of parameter error codes and their meanings.


Figure 9-3. Parameter Error Codes and Their Meaning

## Locating Parameter Errors in "ISTACK"

If the CPU recognizes an error in DB1 in the initial start-up, then the CPU remains in the STOP mode and stores a message in "ISTACK" describing where the error happened. The "ISTACK" contains the absolute error address as well as the relative error address.

The STEP Address Counter (SAC) in the ISTACK points either to the address that contains the incorrect input or in front of the address that contains the incorrect input. These are byte addresses.

Example: Your inputs into DB1 are as follows. The position shaded contains an error.


The decimal numbers in front of each input line represent the word address for the first character that can be entered for that respective line. Each word consists of two characters (2 bytes).

Figure 9-4. Erroneous Parameter Assignment in DB1
The error causes ISTACK to display the following addresses.

- The absolute (error) address: $\quad 82 \mathrm{~F} \mathbf{2}_{\mathbf{H}}$ (absolute SAC)
- The relative (error) address: $000 \mathrm{C}_{\mathrm{H}}$ (relative SAC)

So that you can locate the error in DB1 exactly, you must convert the relative byte address that is displayed in hexadecimal format into a decimal word address. Decimal format is required because the programmer displays a DB in words.

| $000 C_{\mathbf{H}}=$ | $12_{\mathbf{D}}$ | $12_{\mathbf{D}} \quad: \quad 2_{\mathbf{D}}=$ | $6_{\mathbf{D}}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Hexadecimal <br> byte address | Decimal <br> byte address |  |  |  | Decimal <br> word address |

The information displayed in the chart above shows that the error occurred after address 0 and before address 12. In Figure 9-4, argument 40 occupies address 6 ; the " 40 " is an incorrect entry. The error is due to a range violation.

### 9.1.6 Transferring DB1 Parameters to the Programmable Controller

Unlike other data blocks, DB1 is processed only one time. This occurs when a cold restart is performed on the programmable controller. This was done so that DB1 could handle certain special functions.

One such special function is the assignment of parameters in the programmable controller with the help of DB1. Setting parameters means that you enter parameters in DB1 for those internal functions that your programmable controller should work with.

The programmable controller's operating system accepts these inputs into DB1 only when there is a cold restart. You must perform a cold restart anytime you make changes to DB1. You can perform a cold restart by switching from Power OFF to Power ON or from STOP to RUN.

The programmable controller accepts the parameters from DB1 and stores them in the system data area.

## Note

The CPU remains in the STOP mode if a parameter assignment error is found during start-up. The red LED lights up on the operator panel and ISTACK displays a DB1 addressing error.

### 9.1.7 Reference Guide for Setting Parameters in DB1

| Parameter | Argument | Meaning |
| :---: | :---: | :---: |
| Block ID: SL1: |  | SINEC L1 (SL1) |
| SLN <br> SF <br> EF <br> KBE <br> KBS <br> PGN | $\begin{gathered} \text { p } \\ \text { DBxDWy } \\ \text { DBxDWy } \\ \text { MBy } \\ \text { MBy } \\ \text { p } \end{gathered}$ | Slave number <br> Location of Send Mailbox <br> Location of Receive Mailbox <br> Location of Coordination Byte "Receive" <br> Location of Coordination Byte "Send" <br> Programmer bus number |
| $\mathrm{p}=1$ to 3 | $\mathrm{x}=2$ to 255 | $\mathrm{y}=0$ to 255 |
| Block ID:SDP: |  | System-Dependent-Parameter (SDP) |
| WD | p | Number of timers being processed(Watch-Dog-Timer) |
| $\mathrm{p}=1$ to 2550 |  |  |
| Block ID: TFB: |  | Timer-Funktions-Baustein (TFB) |
| OB13 | p | Intervals (ms) at which OB13 is called up and is processed |
| $\mathrm{p}=0$ to 655350 (State in 10-ms steps) |  |  |
| Block ID: CLP: |  | ClockParameters (CP) |
| CF <br> CLK <br> sTw <br> STP <br> SAV <br> OHE <br> SET <br> TIS <br> OHS | DBxDWy,MWz,EWv or AWv DBxDWy,MWz,EWv or AWv J/Y/N J/Y/N <br> J/Y/N <br> wd dd.mm.jj hh:mn:ss ${ }^{1}$ AM/PM ${ }^{2}$ wd dd.mm. hh:mn:ss ${ }^{1}$ AM/PM ${ }^{2}$ hhhhhh:mn:ss ${ }^{1}$ | Inputting the correction factor (Correction Factor) Location of the clock data (CLocK Data) <br> Location of the status word (STatus Word) <br> Updating the clock during STOP (SToP) <br> Saving the clock time after the last change from RUN <br> to STOP or Power OFF (SAVe) <br> Enabling the operating hours counter <br> (Operation Hour counter Enable) <br> Setting the clock time and date <br> Setting the prompting time (T/mer Set) <br> Setting the operating hours counter <br> (Operation Hour counter Set) |
|   <br> wd $=1$ to <br> dd  <br> mm $=01$ <br> yy $=01$ <br> hh $=0$ to <br> mn  <br> ss $=00$ <br> hhhhhh $=00$ <br>  $=0$ <br>   | $\begin{aligned} & =1 \text { to } 7 \text { (weekday = Sun..Sat) } \\ & =01 \text { to } 31 \text { (day) } \\ & =01 \text { to } 12 \text { (month) } \\ & =0 \text { to } 99 \text { (year) } \\ & =00 \text { to } 23 \text { (hours) } \\ & =00 \text { to } 59 \text { (minutes) } \\ & =00 \text { to } 59 \text { (seconds) } \\ & =0 \text { to } 99999 \text { (hours) } \end{aligned}$ | $\text { x=2 to } 255 \begin{aligned} & \mathrm{p}=-400 \text { to } 400 \\ & \mathrm{v}=0 \text { to } 126 \\ & \mathrm{y}=0 \text { to } 255 \\ & \mathrm{z}=0 \text { to } 254 \\ & \mathrm{j} / J=\mathrm{ja}(\mathrm{yes}) \\ & \mathrm{y} / \mathrm{Y}=\mathrm{yes} \\ & \mathrm{n} / \mathrm{N}=\text { no } \end{aligned}$ |

1 If an argument such as seconds, for example, is not to be entered, input $X X$. The clock continues to run with the updated data. The TIS parameter block does not acknowledge this argument..
2 If you input AM or PM after the clock time, the clock runs in the 12 -hour mode. If you omit this argument, the clock runs in the 24 -hour mode. You must use the same time mode in the SET and TIS parameter blocks.
$\qquad$

### 9.1.8 Defining System Characteristics in DB1

Each cyclical program processing triggers the beginning of a monitoring period. If the cycle trigger is not retriggered during the monitoring period, the programmable controller is forced into the STOP mode and disables the output modules. The default for the monitoring time is set to 500 ms in DB1. You can increase the cycle time monitoring in the parameter block SDP.

Example: You wish to increase the monitoring time to 700 ms since your user program is very large.

## How to Proceed:

1. Display DB1 on the programmer.
2. Change the parameter block "SDP" as shown in Figure 9.5.

- Position the cursor on the arguments for the parameter
- Overwrite the arguments

3. Transfer the changed DB1 to the programmable controller.
4. Switch the programmable controller from STOP to RUN. The programmable controller now accepts the changed parameters.


Figure 9.5. Inputting the System Data Parameter
You can also set the cycle monitoring time in OB31 (see section 9.3.1).

### 9.2 Integrated Function Blocks, for CPU 102 Version 8MA02 and Higher

Some standard function blocks are integrated in your S5-100U. You can call up these blocks in your control program with the commands "JU FB" or "JC FB x". The character "x" stands for the block number.

## Overview:

| Block No. | FB240 | FB241 | FB242 | FB243 | FB250 | FB251 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Block name | COD:B4 | COD:16 | MUL:16 | DIV:16 | RLG:AI | RLG:AQ |
| Call length <br> (in words) | 5 | 6 | 7 | 10 | 10 | 9 |
| Processing time <br> (in ms) | $<0.6$ | $<1.0$ | $<0.9$ | $<2.1$ | 2.4 | 4.8 |

### 9.2.1 Code Converter: B4 - FB240 -

Use function block FB240 to convert a number in BCD (4 tetrads) with sign to a fixed-point binary number (16 bits).

You must change a two-tetrad number to a four-tetrad number before you convert it.

- If a tetrad is not in the BCD defined range, then FB240 displays the value " 0 ". An error bit message does not follow.

Table 9-2. Call and Parameter Assignments of FB240

| Parameter | Meaning | Type | Assignment | STL |
| :---: | :---: | :---: | :---: | :---: |
| BCD | BCD number | I W | 0 to 9999 |  |
| SBCD | Sign of the <br> BCD number | I BI | "1" for """ <br> "0" for "+" | NAME <br> BCD <br> BCD <br> SBCD <br> $:$ |
| DUAL | Fixed-point <br> number (KF) | Q W | 16 bits "0" <br> or "1" | DUAL |

### 9.2.2 Code Converter : 16 - FB241-

Use function block FB 241 to convert a fixed-point binary number (16 bits) to a number in BCD code with additional consideration of the sign. An eight-bit binary number must be transferred to a 16 -bit word before conversion.

Table 9-3. Call and Parameter Assignments of FB241

| Parameter | Meaning | Type | Assignment | STL |
| :---: | :---: | :---: | :---: | :---: |
| DUAL | Binary number | I W | -32768 to +32767 |  $:$ JU FB 241 <br> NAME $: C O D: 16$ <br> DUAL $:$ <br> SBCD $:$ <br> BCD2 $:$ <br> BCD1 $:$ |
| SBCD | Sign of the BCD number | I BI | $\begin{aligned} & \text { " } 1 \text { " for "-" } \\ & \text { "0" for "+" } \end{aligned}$ |  |
| BCD2 | BCD number 4th and 5th tetrads | Q BY | 2 tetrads |  |
| BCD1 | $\begin{aligned} & \mathrm{BCD} \text { number tetrads } \\ & 0 \text { to } 3 \end{aligned}$ | Q W | 4 tetrads |  |

$\qquad$

### 9.2.3 Multiplier : 16 - FB242 -

Use function block FB 242 to multiply one fixed-point binary number ( 16 bits) by another. The product is represented by two fixed-point binary numbers ( 16 bits each). The result is also scanned for zero. An eight-bit number must be transferred to a 16 -bit word prior to multiplication.

Table 9-4. Call and Parameter Assignments of FB242

| Parameter | Meaning | Type | Assignment |  | STL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Z1 | Multiplier | I W | -32768 to +32767 | NAME <br> 21 <br> Z2 <br> Z3 $=0$ <br> Z32 | : JU FB242 <br> : MUL:16 |
| Z2 | Multiplicand | , W | -32768 to +32767 |  |  |
| Z3=0 | Scan for zero | Q BI | " 0 " : product is zero |  |  |
| Z32 | Product high-word | Q W | 16 Bits |  | : |
| Z31 | Product low-word | Q W | 16 Bits |  | : |

### 9.2.4 Divider : 16 - FB243 -

Use function block FB 243 to divide one fixed-point binary number ( 16 bits) by another. The result (quotient and remainder) is represented by two fixed-point binary numbers (16 bits each).

The divisor and the result are also scanned for zero. An eight-bit number must be transferred to a 16 -bit word prior to division.

Table 9-5. Call and Parameter Assignments of FB243

| Parameter | Explanation | Type | Assignment | STL |
| :---: | :---: | :---: | :---: | :---: |
| Z1 | Dividend | I W | -32768 to +32767 | NAME $\begin{aligned} & \text { : JU FB243 } \\ & \text { : DIV:16 }\end{aligned}$ |
| Z2 | Divisor | I W | -32768 to +32767 |  |
| OV | Overflow bit | Q BI | "1" : overflow | z2 |
| FEH |  | Q BI | "1" : division by zero | \|ov |
| Z3=0 | Scan for zero | Q BI | "0": quotient is zero | $23=0$ |
| Z4=0 | Scan for zero | Q BI | "0": remainder is zero | 23 |
| Z3 | Quotient | Q W | 16 bits | 24 |
| Z4 | Remainder | Q W | 16 bits |  |

### 9.2.5 Analog Value Conditioning Modules FB250 and FB251

Function block FB250 reads in an analog value from an analog input module and outputs a value XA in the scale range specified by the user.

Function block FB251 allows you to output analog values to analog output modules. Values from the range between the "UGR" (lower limit) parameters and the "OGR" (upper limit) parameters are converted to the nominal range of the selected module.

You will find more information on the following topics in section 11.6:

- Calling up and setting parameters in FB250.
- Calling up and setting parameters in FB251.
- An example of analog value processing with FB250 and FB251.


### 9.3 Integrated Organization Blocks

### 9.3.1 Scan Time Triggering OB31, for CPU 103 and Higher

A scan time monitor monitors the program scan time. If program scanning takes longer than the specified scan monitoring time, the CPU goes into the STOP mode. This can happen when one of the following errors occurs:

- The control program is too long.
- The program enters a continuous loop.

You can retrigger the scan time monitor at any point in the control program by calling up OB31.
Calling up this block restarts the scan time monitor.

## Call up OB31

- Prerequisite: SYSTEM COMMANDS "YES" has been specified on the programmer.
- JU OB31 can be programmed at any point in the control program.


## Programming

One statement in OB31 is sufficient, e.g. "BE" to make the retriggering effective. Other statements are also possible.

### 9.3.2 Battery Failure OB34

The CPU constantly checks the status of the battery in the power supply. If a battery fails (BAU), OB34 is processed before every cycle until the battery is replaced. You can program the reaction of the programmable controller to battery failure in OB34. If OB34 is not programmed, there is no reaction.
$\qquad$

### 9.3.3 OB251 PID Algorithm, for CPU 103 Version 8MA02 and Higher

A PID algorithm is integrated in the operating system of the S5-100U. OB251 helps you use this algorithm to meet your needs.

Before calling up OB251, you must first open a data block called the controller DB. It contains the controller parameters and other controller specific data. The PID algorithm must be called up periodically to generate the manipulated variable. The more closely the scan time is maintained, the more accurately the controller fulfills its task. The control parameters specified in the controller DB must be adapted to the scan time.

You should always call OB251 from the time OB (OB13). You can set time OBs at a call up interval ranging between 10 ms and $655,350 \mathrm{~ms}$. The PID algorithm requires no more than 1.7 ms to process.


Figure 9-6. Calling Up the OB251 PID Algorithm
The continuous action controller is designed for controlled systems such as those present in process engineering for controlling pressure, temperature, or flow rate.

The " $R$ " variable sets the proportional element of the PID controller. If proportional action is required, most controller designs use the value $R=1$.

The individual Proportional action, Integral action, and Derivative action elements can be deactivated via their parameters ( $\mathrm{R}, \mathrm{TI}$, and TD) by presetting the pertinent data words to zero. This enables you to implement all required controller structures without difficulty, e.g., PI, PD, or PID controllers.

You can forward the system deviation XW or, using the XZ input, any disturbance variable or the inverted actual value X to the derivative action element. Specify a negative K value for a reverse acting controller.

When the manipulated information ( dY or Y ) is at a limit, the integral action component is automatically deactivated in order not to impair the dynamic response of the controller.

The switch settings in the block diagram are implemented by setting the respective bits in control word "STEU".


Figure 9-7. Block Diagram of the PID Controller

Table 9-6. Legend for the Block Diagram of the PID Controller

| Designation | Explanation |  |  |
| :---: | :---: | :---: | :---: |
| K | Proportional coefficient: | $\begin{aligned} & \mathrm{K}>0 \\ & \mathrm{~K}<0 \end{aligned}$ | direct acting reverse acting |
| R | R parameter (usually 1000) |  |  |
| TA | Scan time |  |  |
| TN | Integral-action time |  |  |
| TV | Derivative-action time |  |  |
| TI | Constant TI | TI=Scan time TA/Integral action time TN |  |
| TD | Constant TD | TD=Derivative action time TV/Scan time TA |  |
| W | Setpoint |  |  |
| STEU | Control word |  |  |
| YH, dYH | Output value: | $\begin{aligned} & \mathrm{YH} \\ & \text { dYH } \end{aligned}$ | Control Word Bit 3=0 Control Word Bit 3=1 |
| Z | Disturbance variable |  |  |
| XW | System deviation |  |  |
| X | Actual value |  |  |
| XZ | Substitute value for system deviation |  |  |
| Y, dY | Manipulated variable, manipulated increments |  |  |
| BGOG | Upper limit of the manipulated variable |  |  |
| BGUG | Lower limit of the manipulated variable |  |  |
| YA, dYA | Output word : YA <br> dYA Control Word Bit 3=1 <br> Control Word Bit 3=0 |  |  |

$\qquad$

Table 9-7. Description of the Control Bits in Control Word "STEU"

| Control <br> Bit | Name | Signal <br> State | $\quad$ Description |
| :---: | :---: | :---: | :--- |$|$| AUTO |
| :--- |
| 0 |

The control program can be supplied with fixed values or parameters. Parameters are input via the assigned data words. The controller is based on a PID algorithm. Its output signal can be either a manipulated variable (positioning algorithm) or a manipulated variable modification (correction rate algorithm).

## Correction Rate Algorithm

The relevant correction increment $d Y_{k}$ is computed at instant $t=k \cdot T A$ according to the following formula:

- Without feedforward control (D11.5=1); XW is forwarded to the differentiator (D11.1=0)

$$
\begin{aligned}
d Y_{k} & =K\left[\left(X W_{k}-X W_{k-1}\right) R+T I \cdot X W_{k}+\left(T D\left(X W_{k}-2 X W_{k-1}+X W_{k-2}\right)+d D_{k-1}\right)\right] \\
& =K\left(d P W_{k} R+d l_{k}+d D_{k}\right)
\end{aligned}
$$

- With feedforward control (D11.5=0); XW is forwarded to the differentiator (D11.1=0)

$$
\begin{aligned}
d Y_{k} & =K\left[\left(X W_{k}-X W_{k-1}\right) R+T I \cdot X W_{k}+\left(T D\left(X W_{k}-2 X W_{k-1}+X W_{k-2}\right)+d D_{k-1}\right)\right]+\left(Z_{k}-Z_{k-1}\right) \\
& =K\left(d P W_{k} R+d l_{k}+d D_{k}\right)+d Z_{k}
\end{aligned}
$$

- Without feedforward control (D11.5=1); XZ is forwarded to the differentiator (D11.1=1)

$$
\begin{aligned}
d Y_{k} & =K\left[\left(X W_{k}-X W_{k-1}\right) R+T I \cdot X W_{k}+\left(T D\left(X Z_{k}-2 X Z_{k-1}+X Z_{k-2}\right)+d D_{k-1}\right)\right] \\
& =K\left(d P W_{k} R+d l_{k}+d D_{k}\right)
\end{aligned}
$$

- With feedforward control (D11.5=0); XZ is forwarded to the differentiator (D11.1=1)
$d Y_{k}=K\left[\left(X W_{k}-X W_{k-1}\right) R+T I \cdot X W_{k}+\left(T D\left(X Z_{k}-2 X Z_{k-1}+X Z_{k-2}\right)+d D_{k-1}\right)\right]+\left(Z_{k}-Z_{k-1}\right)$
P element $=K\left(d P W_{k} R+d l_{k}+d D_{k}\right)+d Z_{\text {I element }}$
When $\mathrm{XW}_{\mathrm{k}}$ is applied:

When XZ is applied:

$$
\begin{aligned}
& \mathrm{XW}_{\mathrm{k}}=\quad=\quad \mathrm{W}_{\mathrm{k}}-\mathrm{X}_{\mathrm{k}} \\
& \mathrm{PW}_{k} \quad=\quad \mathrm{XW} \text { k }-X W_{k-1} \\
& \mathrm{QW}_{\mathrm{k}} \quad=\quad \mathrm{PW} \mathrm{~F}_{\mathrm{k}}-\mathrm{PW}_{\mathrm{k}-1} \\
& =\quad X W_{k}-2 X W_{k-1}+X W_{k-2} \\
& P Z_{k} \quad=\quad X Z_{k}-X Z_{k-1} \\
& Q Z_{k} \quad=\quad P Z_{k}-P Z_{k-1} \\
& =\quad X Z_{k}-2 X Z_{k-1}+X Z_{k-2} \\
& \mathrm{dPW}_{\mathrm{k}} \quad=\left(X W_{k^{-}} X W_{k-1}\right) R \\
& d l_{k} \quad=\quad \mathrm{T} \cdot \mathrm{XW}_{k} \\
& d D_{k} \quad=\quad\left(T D \cdot Q W_{k}+d D_{k-1}\right) \text { when } X W \text { is applied } \\
& =\quad\left(T D \cdot Q Z_{k}+\mathrm{dD}_{\mathrm{k}-1}\right) \text { when } \mathrm{XZ} \text { is applied } \\
& d Z_{k} \quad=\quad Z_{k}-Z_{k-1}
\end{aligned}
$$

The result is:

## Positioning Algorithm

The formula used to compute the correction rate algorithm is also used to compute the positioning algorithm.

In contrast to the correction rate algorithm, however, the sum of all correction increments computed (in DW 48), rather than the correction increment $\mathrm{dY}_{\mathbf{k}}$ is output at sampling instant $\mathrm{t}_{\mathrm{k}}$.
$\qquad$

At instant $t_{k}$, manipulated variable $Y_{k}$ is computed as follows:

$$
Y_{k}={ }_{m=0}^{m=k}
$$

## Initializing the PID Algorithm

OB251's interface to its environment is the controller DB. All data needed to compute the next manipulated variable value is stored in this DB. Each controller has its own controller data block. The controller-specific data are initialized in a data block that must comprise at least 49 data words. The CPU goes to STOP with a transfer error (TRAF) if no DB is open or if the DB is too short.

## Caution

Make sure that the right controller DB is open before calling control algorithm OB251.
Table 9-8. Structure of the Controller DB

| Data Word | Name | Comments |
| :---: | :---: | :---: |
| 1 | K | Proportional coefficient (-32 768 to +32767 ) for controllers without a derivative-action element <br> Proportional coefficient (-1500 to +1500 ) for controllers with a derivative-action element* <br> K is greater than zero when the control is direct acting, and less than zero when the control is reverse acting; the specified value is multiplied by a factor of $0.001^{* *}$. |
| 3 | R | R parameter ( -32768 to +32767 ) for controllers without aderivative-action element <br> R parameter (-1500 to +1500 ) for controllers with a derivativeaction element* <br> Normally 1 for controllers with P element; the specified value is multiplied with a factor of $0.001^{* *}$ |
| 5 | TI | Constant TI (0 to 9999) $\mathrm{TI}=\frac{\text { Sampling interval TA }}{\text { Integral-action time }}$ <br> The specified value is multiplied by a factor of 0.001 |
| 3 |  | Constant TD (0 to 999) $\mathrm{TD}=\frac{\text { Derivative-action time TV }}{\text { Sampling interval TA }}$ |
| 9 | W | Setpoint (-2047 to +2047) |
| 11 | STEU | Control word (bit pattern) |
| 12 | YH | Value for Manual operation (-2047 to +2047) |
| 14 | BGOG | Upper limit value (-2047 to +2047) |
| 16 | BGUG | Lower limit value (-2047 to +2047) |

[^2]Table 9-8. Structure of the Controller DB (continued)

| Data <br> Word | Name | Comments |
| :---: | :---: | :--- |
| 22 | X | Actual value $(-2047$ to +2047$)$ |
| 24 | Z | Disturbance variable $(-2047$ to +2047$)$ |
| 29 | XZ | Derivative time $(-2047$ to +2047$)$ |
| 48 | YA | Output variable $(-2047$ to +2047$)$ |

All parameters (with the exception of the control word STEU) must be specified as 16-bit fixed point numbers.

## Caution

The PID algorithm uses the data words that are not listed in Table 9-8 as auxiliary flags.
$\qquad$

## Initialization and Call Up of the PID Controller in a STEP 5 Program

Several different PID controllers can be implemented by calling up OB251 repeatedly. A data block must be initialized prior to each OB251 call up. These DBs serve as data interface between the controllers and the user.

## Note

Important controller data are stored in the high-order byte of control word DW11 (DL11). Therefore make sure that only T DR 11/SU D11.0 to D11.7 or RU D 11.0 to D11.7 operations are used to modify user-specific bits in the control word.

## Selecting the Sampling Interval

In order to be able to use the known analog method of consideration for digital control loops, do not select a sampling interval that is too large.

Experience has shown that a TA sampling interval of approximately $1 / 10$ of the time constant $\mathrm{T}_{\mathrm{RK}, \text { dom }}{ }^{*}$ produces a control result comparable to the equivalent analog result. Dominant system time constant $\mathrm{T}_{\mathrm{RK}, \text { dom }}$ determines the step response of the closed control loop.

$$
T A=1 / 10 \cdot T_{R K, ~ d o m ~}
$$

In order to ensure the constancy of the sampling interval, OB251 must always be called up in the service routine for time interrupts (OB13).


| x | $=$ | Control variable |
| :--- | :--- | :--- |
| t | $=$ | Time |
| $\mathrm{T}_{\mathrm{A}}$ | $=$ | Sampling interval |
| $\mathrm{T}_{\text {RK,dom }}=$ | Dominant system <br> time constant of |  |
|  |  | the closed control |
|  |  | loop |
| w | $=$ | Reference |
| $\mathrm{x}_{\mathrm{d}}$ | $=$ | variable $/$ Setpoint |
| Control deviation |  |  |

Figure 9-8. Principle of Interval Sampling

[^3]
## Example for the Use of the PID Controller Algorithm:

A PID controller is supposed to keep an annealing furnace at a constant temperature.
The temperature setpoint is entered via a potentiometer.
The setpoints and actual values are acquired using an analog input module and forwarded to the controller. The computed manipulated variable is then output via an analog output module.

The controller mode is set in input byte 0 (see control word DW11 in the controller DB).
You must use the well-known controller design procedure to determine how to tune the controller for each controlled system.


Fuel gas flow
Figure 9-9. Process Schematic

The analog signals of the setpoint and actual values are converted into corresponding digital values in each sampling interval (set in OB13). OB251 uses these values to compute the new digital manipulated variable, from which, in turn, the analog output module generates a corresponding analog signal. This signal is then forwarded to the controlled system.

Calling the Controller in the Program:

| OB 13 Seet4U coll | Description |
| :---: | :---: |
|  | PROCESS CONTROLLER <br> THE CONTROLLER'S SAMPLING INTERVAL DEPENDS ON THE TIME BASE USED TO CALL OB13 (SET IN DB1). THE DECODING TIME OF THE ONBOARD ANALOG INPUTS MUST BE TAKEN INTO ACCOUNT WHEN SELECTING THE SAMPLING INTERVAL. |


| FB10 | STL |  |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| wn. Dataname 4 : CONTROLLER 1 |  |  |  |  |
|  |  |  |  |  |
| : ${ }^{\text {d }}$ S ${ }^{\text {a }}$ |  |  |  |  |
|  |  |  |  |  |
| : |  |  |  | ********************************* |
| : |  |  |  | READ CONTROLER'S CONTROL BITS |
| : |  |  |  | ****************************** |
| :L PY |  |  |  |  |
|  |  |  |  | READ CONTROLLER'S |
|  | : $\mathrm{T}^{\text {T }}$ | FY | 10 | CONTROL BITS |
|  | : $\mathrm{T}^{\text {I }}$ | DR | 11 | AND STORE IN DR11 |
| : |  |  |  | NOTE CAREFULLY: |
| : |  |  |  | DR11 CONTAINS IMPORTANT CONTROL |
| : |  |  |  | DATA FOR OB251 |
| : |  |  |  | THE CONTROL BITS MUST |
| : |  |  |  | THEREFORE BE TRANSFERRED WITH |
| : |  |  |  | T DR11 TO PREVENT |
| : |  |  |  | CORRUPTING DL11 |
| : |  |  |  |  |
| : |  |  |  | ****************************** |
| : |  |  |  | READ ACTUAL VALUE AND SETPOINT |
| : |  |  |  | ***************************** |
| : |  |  |  |  |
|  |  | F | 12.0 | FLAG 0 (FOR UNUSED FUNCTIONS |
|  |  | F | 12.0 | IN FB 250) |
|  |  | F | 12.1 | FLAG 1 |
|  | : s | F | 12.1 |  |
|  | : |  |  |  |
|  | : JU FB250 | FB250 |  | READ ACTUAL VALUE |
| name | : RLG: |  |  |  |
| BG | : | KF | +8 | MODULE ADDRESS |
| кnkt | : | KY | 0,6 | CHANNEL NO. O, FIXED-POINT BIPOLAR |
| ogr | : | KF | +2047 | UPPER LIMIT FOR ACTUAL VALUE |
| UGR | : | KF | - 2047 | LOWER LIMIT FOR ACTUAL VALUE |
| einz | : | F | 12.0 | NO SELECTIVE SAMPLING |
| XA | : | DW | 22 | STORE SCALED ACTUAL VAL. IN CONTR. DB |
| ${ }_{\text {Fb }}$ | : | F | 12.2 | ERROR BIT |
| BU | : | F | 12.3 | RANGE VIOLATION |
|  | : |  |  |  |




## 10 Interrupt Processing

| 10.1 | Interrupt Processing with OB2, for CPU 103 |  |
| :---: | :---: | :---: |
|  | Version 8MA02 and Higher | 10 |
| 10.2 | Calculating Interrupt Reaction Times | 10 |

Figures

Tables
10-1 Additional Reaction Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 - 5

## 10 Interrupt Processing, for CPU 103 Version 8MA02 and Higher

Interrupt-driven program processing starts when a signal from the CPU causes the programmable controller to interrupt cyclic or time-controlled program scanning in order to process a specific program. Once this program has been scanned, the CPU returns to the point of interruption in the cyclic or time-controlled program and resumes processing at that point.

## Prerequisites for Interrupt-Driven Program Processing

Interrupt-driven program processing is possible only if the following conditions are met:

- The bus unit with interrupt capability is directly adjacent to the CPU (slots 0 and 1 ).
- Four-channel digital input modules or comparator modules must be mounted on the bus unit to transfer process interrupts.
- You may plug other modules in, but these modules will have no interrupt handling capability.
- The programmable controller is in the Power ON state and in the RUN operating mode.
- Interrupt processing is not disabled by an IA operation in your program. See section 8.2.8.
- OB2 has been programmed.


Figure 10-1. Possible Configuration of the Programmable Controller with Bus Units Having Interrupt Capability

### 10.1 Interrupt Processing with OB2, for CPU 103 Version 8MA02 and Higher

For interrupt-driven processing, OB2 must have been programmed. OB2 is called up by a process interrupt and interrupts in turn the cyclic or time-controlled program scanning. Other blocks can be called from OB2. After the interrupt-driven program has been processed, the CPU resumes cyclic or time-controlled program scanning.

## Triggering an Interrupt

Interrupts can only be triggered by four-channel digital input modules and comparator modules that are plugged into slots 0 and 1 on a bus unit with interrupt capability.
Interrupts are triggered by a change in the signal state ( $0 \quad 1=$ positive edge; $10=$ negative edge) at the respective interrupt input. Then the programmable controller automatically branches to OB2. If you have not programmed OB2, either the cyclic or time-controlled program resumes immediately after the interrupt.

The cyclically processed program can be interrupted after every STEP 5 statement.
The processing of integral FBs can be interrupted at certain points (see section 9.2). The data cycle (see section 2.2.2) can be interrupted after each data packet consisting of four data bits and a check bit.


Figure 10-2. Program Interruptions by Process Interrupts
Use the IA command to disable interrupt processing. Use the RA command to enable interrupt processing. The default setting is RA (see section 8.2.8).

## Note

Even for interrupt processing, you may not exceed the general block nesting depth of 16 levels.

## Interrupt Priorities

If a second interrupt is triggered during an interrupt processing, the second interrupts is processed at the end of the first interrupt processing.

## Note

If both a positive and negative pulse edge occur at an interrupt input while the IA operation is valid (disable interrupt), it is no longer possible to determine the channel that has triggered the interrupt.
But after an RA operation, OB2 is still called up.
$\qquad$

## Reading Out the Interrupt PII

If a process interrupt occurs, only the signal states of the interrupt inputs in slots 0 and 1 are read out to the interrupt PII.

This data in the interrupt PII is the only data provided to the interrupt-driven program for evaluation.
The interrupt PII can be scanned in OB2 by means of the following load operations:

## Overview:

| Operation | Operand | Description |
| :---: | :---: | :--- |
| L | PY 0 | Load byte 0 of the interrupt PII into ACCU 1 |
| L | PY 1 | Load byte 1 of the interrupt PII into ACCU 1 |
| L | PW 0 | Load word 0 of the interrupt PII into ACCU 1 |

If you enter other parameters, the CPU goes into the STOP mode and enters the "NNN" error message in the ISTACK (see section 5.2). When data is read into the interrupt PII, the normal PII is not written to simultaneously.

## Writing to the Interrupt PIQ

Data from time-controlled or interrupt-driven programs to I/O modules are written to the interrupt PIQ and simultaneously to the "normal" PIQ.

After OB2 is finished, the data that has been transferred to the interrupt PIQ is output to the peripheral I/Os in an interrupt output data cycle (before "normal" program processing).

After the OB1 program cycle, the PIQ is copied to the interrupt PIQ.
The interrupt output data cycle is executed only if the interrupt PIQ has been written to. Use transfer statements to write data for I/O modules to the interrupt PIQ. When data is written to the interrupt PIQ, data is written simultaneously to the normal PIQ.

## Overview:

| Operation | Operand | Description |
| :---: | :---: | :--- |
| T | PY 0 to 127 | Transfer contents of ACCU 1 into the interrupt PIQ |
| T | PW 0 to 126 | Transfer contents of ACCU 1 into the interrupt PIQ |

## Possibilities of Accessing Process I/O Image Tables

The following figure shows how data transfer between the process I/O image tables and ACCU 1 takes place when using various load and transfer statements in OB2.


X=byte or word address
Figure 10-3. Accessing the Process Image Tables from OB2

## Example of How OB2 Can Be Programmed

Binary statements can access only the normal PII and PIQ. In order to determine the channel that triggered an interrupt, transfer the I/O byte or word, for example, to a flag byte or word and then evaluate using binary statements.

| Example | STL OB2 | Explanation |
| :---: | :---: | :---: |
| Two sensors are connected on channels 0 and 1 on a four-channel digital input module on slot 0 . <br> Branch to FB12 if sensor 1 (channel 0) triggers an interrupt. | $\begin{array}{\|lll} \hline \text { L } & \text { PY } & 0 \\ \text { T } & \text { FY } & 0 \\ \text { A } & \text { F } & 0.0 \\ \text { AN } & I & 0.0 \\ \text { O } & & \\ \text { AN } & \text { F } & 0.0 \\ \text { A } & I & 0.0 \\ \text { JC } & \text { FB } & 12 \\ \cdots & \cdots & \\ \hline \end{array}$ | Load byte 0 of the interrupt PII into ACCU 1 and transfer it to flag byte 0 . <br> Did a positive edge occur on channel 0 ? OR <br> Did a negative edge occur on channel 0 ? <br> If a pulse edge has occurred, a branch is made to FB12. |

## Caution

Be sure to save the flags (in a data block, for example) if these flags are to be overwritten during interrupt processing and are needed again in the cycle.

### 10.2 Calculating Interrupt Reaction Times

The total reaction time is is the sum of the following times:

- Signal delay of the module triggering the interrupt (= time from the input signal change triggering the interrupt to the activation of the interrupt line)
- Interrupt reaction time of the CPU
- Execution time of the interrupt program (= sum of all STEP 5 statements in the interrupt evaluation program)

Calculate the interrupt reaction times as follows:
CPU's interrupt reaction time = basic reaction time + additional reaction times
The basic reaction time is 0.6 ms and is valid if the following conditions exist:

- No integrated FBs were used.
- No parameters for the integral clock are set.
- No programmer/OP functions are present.
- OB13 has not been programmed.
- No SINEC L1 is connected.

The additional reaction times are variable. They are listed in Table 10-1.

Table 10-1. Additional Reaction Times

| Additional Running Functions of the Programmable Controller | Interrupt Reaction Times |
| :---: | :---: |
| Integrated FBs | 0.5 ms |
| Parameters set for clock | 0.2 ms |
| SINEC L1 bus to the programmer interface | 8.0 ms |
| OP functions | Depending on the number of bytes used for loading the memory |
| Programmer functions: <br> Status block/Transfer block <br> Output address <br> Compress <br> - If no blocks are moved <br> - If blocks are moved | 0.5 ms <br> 18 ms per kbyte <br> - Depending on the number of blocks present (after overall reset 31 ms ) <br> - 600 ms per each 1 kword of instructions in the block to be moved |

## 11 Analog Value Processing

11.1 Analog Input Modules ..... $11-1$
11.2 Connecting Current and Voltage Sensors to Analog Input Modules ..... 11 ..... 1
11.2.1 Voltage Measurement with Isolated/Non-Isolated Thermocouples ..... $11-2$
11.2.2 Two-Wire Connection of Voltage Sensors ..... $11-3$
11.2.3 Two-Wire Connection of Current Sensors ..... $11-4$
11.2.4 Connection of Two-Wire and Four-Wire Transducers ..... $11-4$
11.2.5 Connection of Resistance Thermometers ..... 11-6
11.3 Start-Up of Analog Input Modules ..... $11-7$
11.4 Analog Value Representation of Analog Input Modules ..... 11-11
11.5 Analog Output Modules ..... 11-19
11.5.1 Connection of Loads to Analog Output Modules ..... 11-19
11.5.2 Analog Value Representation of Analog Output Modules ..... 11-20
11.6 Analog Value Conversion: Function Blocks FB250 and FB251 ..... 11-22
11.6.1 Reading in and Scaling an Analog Value -FB250 ..... 11-22
11.6.2 Output of Analog Value -FB251 ..... 11-25

## Figures

| 11-1 | Voltage Measuring with Isolated Thermocouples (6ES5 464-8MA11/8MA21) | 11-2 |
| :---: | :---: | :---: |
| 11-2 | Voltage Measuring with Non-Isolated Thermocouples (6ES5 464-8MA11/8MA21) | $11-2$ |
| 11-3 | Two-Wire Connection of Voltage Sensors (6ES5 464-8MB11, 464-8MC11, 466-8MC11) | 11-3 |
| 11-4 | Two-Wire Connection for Current Sensors (6ES5 464-8MD11) | 11-4 |
| 11-5 | Connection of Two-Wire Transducers (6ES5 464-8ME11) | 11-4 |
| 11-6 | Connection for Four-Wire Transducers (6ES5 464-8ME11) | 11-5 |
| 11-7 | Wiring Method for PT 100 (6ES5 464-8MF11/8MF21) | 11-6 |
| 11-8 | Wiring Possibilities for Input Modules (6ES5 464-8MF11) | 11-6 |
| 11-9 | Load Connection via a Four-Wire Circuit (6ES5 470-8MA11, 6ES5 470-8MD11) | 11-19 |
| 11-10 | Load Connection via a Two-Wire Circuit (6ES5 470-8MB11, 6ES5 470-8MC11) | 11-20 |
| 11-11 | Scaling Schematic for FB250 | 11-22 |
| 11-12 | Schematic for "Display of Tank Make-Up Quantity" | 11-23 |
| 11-13 | Conversion of the Nominal Range into the Defined Range | 11-23 |
| 11-14 | Schematic for "Display of Tank Contents" | 11-25 |
| 11-15 | Transformation of the Analog Value to the Nominal Range | 11-26 |

Tables
11-1 Operating Mode Switch Settings for Analog Input Modules 464-8 to 11 ..... 11-7
11-2 Operating Mode Switch Settings for Analog Input Module 464-8MA21 ..... 11-8
11-3 Operating Mode Switch Settings for Analog Input Module 464-8MF21
11-4 Representation of an Analog Input Value as Bit Pattern ..... 11-11
11-5 Analog Input Module 464-8MA11, -8MF11, -8MB11 (Bipolar Fixed-Point Number) ..... 11-11
11-6 Analog Input Module 464-8MC11, -8MD11 (Bipolar Fixed-Point Number) ..... 11-12
11-7 Analog Input Module 464-8ME11, $4 \times 4$ to20 mA (Absolute Value Representation) ..... 11-12
11-8 Analog Input Module 464-8MF11, 2x PT 100 (Unipolar) Analog Input Module 464-8MF21, 2x PT 100 "No Linearization" (Unipolar) ..... 11-12
11-9 Analog Input Module 464-8MF21, 2x PT 100 "with Linearization" (Bipolar) ..... $11-13$
11-10 Analog Input Module 464-8MA21, $4 x \pm 50 \mathrm{mV}$ "with Linearization" and "with Temperature Compensation" (Bipolar); Thermoelement Type K (Nickel-Chromium/Nickel-Aluminium, according to IEC 584) ..... 11-14
11-11 Analog Input Module 464-8MA21, $4 x \pm 50 \mathrm{mV}$ "with Linearization" and "with Temperature Compensation" (Bipolar); Thermoelement Type J (Iron/Copper-Nickel (Konstantan), according to IEC 584) ..... 11-15
11-12 Analog Input Module 464-8MA21, $4 x \pm 50 \mathrm{mV}$ "with Linearization" and "with Temperature Compensation" (Bipolar); Thermoelement Type L (Iron/Copper-Nickel (Konstantan) according to DIN 43710) ..... $11-16$
11-13 Analog Input Module 466-8MC11, $4 x 0$ to10 V ...........
11-14 Representation of an Analog Output Value as a Bit Pattern ..... 11-20
11-15 Output Voltages and Currents for Analog Output Modules (Fixed-Point Number Bipolar) ..... 11-21
11-16 Output Voltages and Currents for Analog Output Modules (Unipolar) ..... 11-21
11-17 Call and Parameter Assignments of FB250 ..... 11-25

## 11 Analog Value Processing

### 11.1 Analog Input Modules

Analog input modules convert analog process signals to digital values that the CPU can process (via the process image input table, PII). In the following sections, you will find information about the operating principle, wiring methods, and start-up and programming of analog input modules.

### 11.2 Connecting Current and Voltage Sensors to Analog Input Modules

Observe the following rules to connect current and voltage sensors to analog input modules:

- When you have multi-channel operations, assign the channels in ascending order. This shortens the data cycle.
- Use terminals 1 and 2 for the connection of a compensating box (464-8MA11) or for the supply of two-wire transducers (464-8ME11).
- Terminals 1 and 2 cannot be used with the remaining analog input modules.
- Short-circuit the terminals of unused inputs.
- Set the reference potentials of the sensors to a common reference potential. Do this to prevent the potential difference between the common references from exceeding 1 V .


### 11.2.1 Voltage Measurement with Isolated/Non-Isolated Thermocouples

Module 464-8MA11/8MA21 is recommended for voltage measurement with thermocouples. With floating sensors (e. g., isolated thermocouples), the permissible potential difference $\mathrm{V}_{\mathrm{CM}}$ between terminals of the inputs and the potential of the standard mounting rail must not be exceeded. To avoid this, the negative potential of the sensor must be connected to the central ground point (see Figure 11-1). Jumper terminals 1 and 2 together if you do not use compensation boxes.


Figure 11-1. Voltage Measuring with Isolated Thermocouples (6ES5 464-8MA11/8MA21)
With non-floating sensors (e. g., non-isolated thermocouples), the permissible potential difference $V_{C M}$ must not be exceeded (see maximum values of the individual modules).


Figure 11-2. Voltage Measuring with Non-Isolated Thermocouples (Module 6ES5 464-8MA11/8MA21)

## Connection of Thermocouples with Compensating Box to Module 464-8MA11/8MA21

The influence of the temperature on the reference junction (e. g., terminal box) can be compensated for with a compensation box. Observe the following rules:

- The compensation box must have a floating supply.
- The power supply must have a grounded shielding winding.
- The compensation box must be connected to terminals 1 and 2 of the terminal block.


### 11.2.2 Two-Wire Connection of Voltage Sensors

You can use the following three modules for the connection of voltage sensors:

- Analog Input Module 464-8MB11 for voltages of $\pm 1 \mathrm{~V}$
- Analog Input Module 464-8MC11 for voltages of $\pm 10 \mathrm{~V}$
- Analog Input Module 466-8MC11 for voltages from 0 to 10 V

Figure 11-3 shows the two-wire connection of voltage sensors.


Figure 11-3. Two-Wire Connection of Voltage Sensors
(6ES5 464-8MB11, 464-8MC11, 466-8MC11)

### 11.2.3 Two-Wire Connection of Current Sensors

You can use module 464-8MD11 for the two-wire connection of current sensors.
Figure 11-4 shows the two-wire connections of current sensors.


Figure 11-4. Two-Wire Connection for Current Sensors (6ES5 464-8MD11)

### 11.2.4 Connection of Two-Wire and Four-Wire Transducers

Use the $24-\mathrm{V}$ inputs 1 and 2 of analog input module 464-8ME11 to supply the two-wire transducers. The two-wire transducer converts the supplied voltage to a current of 4 to 20 mA . For wiring connections, see Figure 11-5.


Figure 11-5. Connection of Two-Wire Transducers (6ES5 464-8ME11)

If you use a four-wire transducer connect it as shown in Figure 11-6.


Figure 11-6. Connection for Four-Wire Transducers (6ES5 464-8ME11)
Four-wire transducers require their own power supply. Connect the " + " pole of the four-wire transducer to the corresponding "-" pole of the terminal block (a connection technique that is the opposite of the two-wire transducer). Connect negative terminals of the four-wire transducer to terminal two of the terminal block.

Inputs 4, 6, 8, and 10 of the analog input module 464-8ME11 are connected internally via shunt resistors. Because of the internal shunt resistors, broken wire signaling is not possible.

### 11.2.5 Connection of Resistance Thermometers

Analog input module 464-8MF11/8MF21 is suited for the connection of resistance thermometers (e.g., PT 100).

The resistance of the PT 100 is measured in a four-wire circuit. A constant current is supplied to the resistance thermometer via terminals 7 and 8 as well as via terminals 9 and 10, so that voltage drops in these "constant current circuits" do not affect the measurement results. The measuring inputs have a high resistance so that only a negligible current loss develops in the measuring circuits.


Terminal assignments:

| (3/4): | Measuring circuit M0 |
| :---: | :---: |
| (5/6): | Measuring circuits M1 |
| (7/8): | Constant current circuit $\mathrm{I}_{\mathrm{C}} 0$ |
| (9/10): | Constant current circuit $\mathrm{I}_{\mathrm{C}} 1$ |

Figure 11-7. Wiring Method for PT 100 (6ES5 464-8MF11/8MF21)
If you use only one channel for PT 100 measurement (e.g., channel 0), then you can use the other channel for voltage measurement ( $\pm 500 \mathrm{mV}$ ). In this case, use terminals $\mathrm{M}+/ \mathrm{M}$ - for the signal connection and short circuit the terminals $\mathrm{I}_{\mathrm{C}_{+}}$and $\mathrm{I}_{\mathrm{C}_{-}}$.


Figure 11-8. Wiring Possibilities for Input Modules (6ES5 464-8MF11)
$\qquad$

### 11.3 Start-Up of Analog Input Modules

Set the intended operating mode using the switches on the front panel of analog input modules 464-8 through 11. These switches are located on the right side at the top of the front panel of the module.

Power supply frequency:

Set the switch to the available power supply frequency. This selects the integration time of the A/D converters for optimal interference voltage suppression. Power frequency 50 Hz : Integration time 20 ms
Power frequency 60 Hz : Integration time 16.66 ms
Operation: Set the number of channels you wish to assign on the input module. If there are fewer than four channels, less address space will be assigned and measured values will be updated faster.

Broken wire: Once the broken wire signal has been activated, a break on one of the lines to the sensor (thermocouple or PT 100) or of the sensor itself causes the red LED above the function selection switch to light up. At the same time, the broken wire error bit F (bit 1, byte 1) for the faulty channel is set.

The module "recognizes" a wire break by applying a conventional tripping current to the input terminals and by comparing the resulting voltage to a limit value. If there is a wire break in the sensor or the lines, the voltage exceeds the limit value and a "wire break" signal is sent. When the signal at the input is measured with a digital voltmeter, the tripping current pulses cause apparent fluctuations of the signal. Deactivation of the wire break signal does not turn off the tripping current.

Table 11-1. Operating Mode Switch Settings for Analog Input Modules 464-8 to 11

| Function | Settings for Operating Mode Switch |  |
| :---: | :---: | :---: |
| Power supply frequency |  |  |
| Operation | 1 channel <br> (channel 0) <br> $\square$ <br> $\square$ 2 ch <br>   <br>  1 | 4 channels (channel 0  <br> - channel 3)  <br>  4 <br> 3 <br>  $\square$ |
| Wire break | With wire break signal | No wire break signal |

Additional operating mode switch selections possible with analog module 464-8MA21:
Linearization: With this function, you can obtain a characteristic linearization of the thermocouples of type $\mathrm{J}, \mathrm{K}$, and L or of the resistance thermometer PT 100. With module 464-8MA21, the linearization must always be activated together with the corresponding compensation of the reference point temperature.

## Thermocouples:

Type J: $-200^{\circ} \mathrm{C}$ to $+1200^{\circ} \mathrm{C} \quad\left(-328^{\circ} \mathrm{F}\right.$ to $\left.2192^{\circ} \mathrm{F}\right)$
Type K: $-200^{\circ} \mathrm{C}$ to $+1369^{\circ} \mathrm{C} \quad\left(-328^{\circ} \mathrm{F}\right.$ to $\left.2497^{\circ} \mathrm{F}\right)$
Type L: $-199^{\circ} \mathrm{C}$ to $+900^{\circ} \mathrm{C} \quad\left(-326^{\circ} \mathrm{F}\right.$ to $\left.1652^{\circ} \mathrm{F}\right)$ in steps each of $1^{\circ} \mathrm{C}\left(1.8^{\circ} \mathrm{F}\right)$
Temperature For the thermocouples of type $\mathrm{J}, \mathrm{K}$, and L , you can compensate, on the one hand, compensation: the temperature of the reference point using a compensating box.
(See Figure 11-1). On the other hand, it is possible to move the reference point to the front of the module by activating the "temperature compensation" function. When thermocouples are directly connected, an internal circuit on the module causes the digital value " 0 " to be displayed independently of the temperature of the terminal when the temperature at the measuring junction is $0^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right)$. In order to accomplish this, the terminals of the sensors have to be connected directly to the module, i.e., without a copper extension cable.

Table 11-2. Operating Mode Switch Settings for Analog Input Module 464-8MA21

| Function | Settings for Operating Mode Switch |  |
| :---: | :---: | :---: |
| Power supply frequency | $50 \mathrm{~Hz}$ $\square$ |  |
| Operation | 1 channel (channel 0) | 2 channels (channel 0 <br> and channel 1) <br>  8 <br>  8 |
| Wire break | With wire break signal | No wire break signal |

Table 11-2. Operating Mode Switch Settings for Analog Input Module 464-8MA21 (continued)

| Function | Settings for Operating Mode Switch |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Characteristic linearization of thermocouples | without linearization | Linearization type K | Linearization type J | Linearization type L |
| Temperature compensation | without temperature compensation | Temperature compensation for type K |  | erature compenfor types J and L |

If you have set "Characteristic linearization" and "Temperature compensation" with the operating mode switches on module 464-8MA21 for the thermocouple used, then the reference temperature is $0^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right)$. This means that with $0^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right)$ at the measuring junction, the value " 0 " is displayed.

If you equip several channels with thermocouples, use the same type of thermocouple. If you select mixed thermocouples, or if you use thermocouples other than type $\mathrm{J}, \mathrm{K}$, or L , then you must choose the following two settings:

- "No linearization"
- "No temperature compensation"

Compensation is then not possible even with a compensating box because the compensating box is designed only for a certain type of thermocouple. It is possible to use a thermostat in the terminal box if you use the thermostat temperature in the application software to adjust the thermocouple input offset.

When you set the switches to "no linearization" and "no temperature compensation", then module 464-8MA21 functions just like module 464-8MA11.

Set the switches on analog module 464-8MF21 as illustrated in Table 11-3.
Table 11-3. Operating Mode Switch Settings for Analog Input Module 464-8MF21

| Function | Settings for Operating Mode Switch |  |
| :---: | :---: | :---: |
| Power supply frequency | $50 \mathrm{~Hz}$ $\square$ <br> 8 7 |  |
| Operation | 1 channel (channel 0) | 2 channels (channel 0 and channel 1) |
| Wire break | With wire break signal | No wire break signal |
| Characteristic linearization for the PT 100 | No linearization | Linearization for PT 100 |

Position 1 and 2 on the operating mode switch have no function.
If you set the switch to "no linearization" and "no temperature compensation", module 464-8MF21 functions just like module 464-8MF11.

The characteristic linearization is possible for the following temperature ranges.
PT 100: $\quad-100^{\circ} \mathrm{C}$ to $+850^{\circ} \mathrm{C}\left(-148^{\circ} \mathrm{F}\right.$ to $\left.1569^{\circ} \mathrm{F}\right) \quad$ (in steps of $\left.0.5^{\circ} \mathrm{C}\left(0.9^{\circ} \mathrm{F}\right)\right)$
$\qquad$

### 11.4 Analog Value Representation of Analog Input Modules

Each analog process signal has to be converted into a digital format, to be stored in the process image input table (PII). The analog signals are converted into a binary digit that is written in one of the following ways:

- In one byte (466-8MC11)
- In two bytes (the remaining analog input modules)

Each bit position has a fixed value in powers of two (see Tables 11-4 and 11-14). Analog values are represented in two's complement.

The following tables show the analog value representations of the different analog inputs in 2-byte format. You will need this information to program FB250 and FB251 (see section 11.6).

Table 11-4. Representation of an Analog Input Value as Bit Pattern

|  | High Byte |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Number | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Analog Value Represent. | S | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | X | E | OV |

Key:

| S | Sign bit |
| :--- | :--- |
| X | Irrelevant bits |
| E | Error bit |
| OV | Overflow bit |

$0="+", 1="-"$
$0=$ no wire break; $1=$ wire break
$0=$ Measured value 4095 units at the most $1=$ Measured value greater than or equal to 4096 units

## Analog value representation for analog input modules 464-8...

Table 11-5. Analog Input Module 464-8MA11, -8MF11, -8MB11 (Bipolar Fixed-Point Number)

| Units | Measured Value in mV |  |  | High Byte |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  | Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| >4095 | 100.0 | 1000.0 | 2000.0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  | 0 | 1 | Overflow |
| 4095 | 99.976 | 999.75 | 1999.5 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  | 0 | 0 |  |
| 2049 | 50.024 | 500.24 | 1000.48 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | Overrange |
| 2048 | 50.0 | 500.0 | 1000.0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  | 0 |  |
| 1024 | 25.0 | 250.0 | 500.0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  | 0 |  |
| 1 | 0.024 | 0.24 | 0.48 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  | 0 |  |
| 0 | 0.0 | 0.0 | 0.0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | Nominal range |
| -1 | - 0.024 | -0.24 | -0.48 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |  | 0 |  |
| -1024 | - 25.0 | - 250.0 | - 500.0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | 0 |  |
| -2048 | -50.0 | -500.0 | -1000.0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 |  |
| -2049 | -50.024 | -500.24 | -1000.48 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  | 0 | 0 | Overrange |
| -4095 | -99.976 | -999.75 | -1999.5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 |  |
| <-4095 | -100.0 | -1000.0 | -2000.0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 1 | Overflow |

464-8MA11/-8MA21 "No linearization" ( $4 x \pm 50 \mathrm{mV}$ )
464-8MF11 $\quad(2 x \pm 500 \mathrm{mV})$
$464-8 M B 11 \quad(4 x \pm 1 \mathrm{~V})$

Table 11-6. Analog Input Module 464-8MC11, -8MD11 (Bipolar Fixed-Point Number)

| Units | Measur in V | d Value in mA | High Byte |  |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  |  | Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| >4095 | 20.000 | 40.0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  | 1 | Overflow |
| 4095 | 19.995 | 39.9902 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  | 0 | Overrange |
| 2049 | 10.0048 | 20.0098 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 |  |
| 2048 | 10.000 | 20.0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | Nominal range |
| 1024 | 5.000 | 10.0 |  | 0 | 1 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| 1 | 0.0048 | 0.0098 |  | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 |  |
| 0 | 0.0 | 0.0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| -1 | -0.0048 | -0.0098 |  | 1 | 1 | 1 | 1 | 1 |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  | 0 |  |
| -1024 | - 5.000 | -10.0 |  | 1 | 1 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| -2048 | -10.000 | -20.0 |  | 1 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 |  |
| -2049 | -10.0048 | -20.0098 | 1 | 0 | 1 | 1 | 1 | 1 |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  | 0 | Overrange |
| -4095 | -19.995 | - 39.9902 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  | 0 |  |
| <-4095 | -20.000 | -40.0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  | 1 | Overflow |

$\begin{array}{ll}464-8 M C 11 & (4 x \pm 10 \mathrm{~V}) \\ 464-8 M D 11 & (4 \mathrm{x} \pm 20 \mathrm{~mA})\end{array}$

Table 11-7. Analog Input Module 464-8ME11, 4x4 to 20 mA (Absolute Value Representation)

| Units | Measured Value in mA | High Byte |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  | Range* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| >4095 | > 32.769 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 1 | Overflow |
| 4095 | 31.992 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | Overrange |
| 2561 | 20.008 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | 0 |  |
| 2560 | 20.0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| 2048 | 16.0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | Nominal range |
| 512 | 4.0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| 511 | 3.992 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  | 0 |  | 0 |  |
| 384 | 3.0 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| 0 | 0.0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | Transducer |
| -1 | -0.008 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | failure? |
| <-4095 | <-32.769 | 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | 1 |  |

* Because of tolerances of components used in the module, the converted value can also be negative (e.g. FFF8H Unit: -1).

Table 11-8. Analog Input Module 464-8MF11, 2x PT 100 (Unipolar)
Analog Input Module 464-8MF21, 2x PT 100 "No Linearization" (Unipolar)

| Units | Resistance in | High Byte |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  | Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| >4095 | 400.0 | 0 | , | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | Overflow |
| 4095 | 399.90 | 0 | O | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | Overrange |
| 2049 | 200.098 |  |  | 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 2048 | 200.0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| 1024 | 100.0 |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Nominal range |
| 1 | 0.098 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |
| 0 | 0.0 |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | - | 0 | 0 |  |  |

Table 11-9. Analog Input Module 464-8MF21, 2x PT 100 "with Linearization" (Bipolar)

| Units | Resistance in | Temperature in |  | High Byte |  |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  |  | Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ${ }^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{F}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| >1766 | >400 | >883 | >1531 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Overflow |
| 1766 |  | 883 | 1531 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Overrange* |
| 1702 |  | 851 | 1564 | 0 | 0 | 1 | 1 | 10 | 0 | 1 | 0 | 1 |  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |
| 1700 | 390.26 | 850 | 1562 | 0 | 0 | 01 | 1 | 10 | 0 | 1 | 0 | 1 |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 1400 | 345.13 | 700 | 1292 | 0 | 0 | 1 | 0 |  | 1 | 0 | 1 | 1 |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1000 | 280.90 | 500 | 932 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 600 | 212.02 | 300 | 572 | 0 | 0 | 0 | 1 | 10 | 0 | 0 | 1 | 0 |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 300 | 157.31 | 150 | 302 | 0 | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 |  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 200 | 138.50 | 100 | 212 | 0 | 0 | 0 | 0 |  | 0 | 1 | 1 | 0 |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Nominal range |
| 2 | 100.39 | 1 | 34 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 0 | 100.00 | 0 | 32 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| -40 | 92.16 | -20 | -4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| -80 | 84.27 | -40 | -40 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| -200 | 60.25 | -100 | -148 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| -202 |  | -101 | -150 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Overrange* |
| -494 |  | -247 | -413 |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| <-494 |  | <-247 | <-403 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Overflow |

[^4]Table 11-10. Analog Input Module 464-8MA21, $4 \mathrm{x} \pm 50 \mathrm{mV}$ "with Linearization" and "with Temperature Compensation" (Bipolar); Thermoelement Type K (Nickel-Chromium/Nickel-Aluminium, according to IEC 584)

| Units | Thermal Voltage in $\mathbf{m V}$ * | Temperature |  | High Byte |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  | Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ${ }^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{F}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| >2359 |  |  |  | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  | 1 | 1 | 0 | 0 |  | Overflow |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Overrange** |
| 1370 |  | 1370 | 2498 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 1369 | 54.773 | 1369 | 2496 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |
| 1000 | 41.269 | 1000 | 1832 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |
| 500 | 20.640 | 500 | 932 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |
| 150 | 6.137 | 150 | 302 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |
| 100 | 4.095 | 100 | 212 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  | Nominal range |
| 1 | 0.039 | 1 | 34 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |
| 0 | 0 | 0 | 32 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| -1 | -0.039 | 1 | -30 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  |  |
| -100 | -3.553 | -100 | -148 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| -101 | -3.584 | -101 | -150 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  | Accuracy |
| -150 | -4.912 | -150 | -238 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  | 2 K |
| -200 | -5.891 | -200 | -328 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |
| -201 |  | -201 | -330 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  | Overrange** |
| -273 |  |  |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Overflow |
| X |  | X |  | X | X | X | X | X | X | X | X | X | X | X | X | $\times$ | 0 | 1 |  | Wire break |

This value corresponds to the terminal temperature at wire break

* For a reference temperature of $0^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right)$
** In the overrange area, the current slope of the characteristic curve is maintained when leaving the linearized nominal range.

Table 11-11. Analog Input Module 464-8MA21, $4 x \pm 50 \mathrm{mV}$ "with Linearization" and "with Temperature Compensation" (Bipolar); Thermoelement Type J
(Iron/Copper-Nickel (Konstantan), according to IEC 584)


This value corresponds to the terminal temperature at wire break

* For a reference temperature of $0^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right)$
** In the overrange area, the current slope of the characteristic curve is maintained when leaving the linearized nominal range.

Table 11-12. Analog Input Module 464-8MA21, $4 \mathrm{x} \pm 50 \mathrm{mV}$ "with Linearization" and "with Temperature Compensation" (Bipolar); Thermoelement Type L (Iron/Copper-Nickel (Konstantan), according to DIN 43710)

| Units | Thermal Voltage in $\mathbf{~ m} V^{*}$ | Temperature |  | High Byte |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  | Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ${ }^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{F}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1361 |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | O |  | Overflow |
| 901 |  | 901 | 1654 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | - | Overrange** |
| 900 | 53.14 | 900 | 1652 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |
| 500 | 27.85 | 500 | 932 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 250 | 13.75 | 250 | 482 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |  | 0 |  |
| 100 | +5.37 | 100 | 212 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  | Nominal range |
| 1 | 0.05 | 1 | 34 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 32 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| -1 | -0.05 | -1 | -30 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 |  |
| -100 | -4.75 | -100 | -148 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |  | 0 |  |
| -150 | -6.60 | -150 | -238 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 |  |
| -190 | -7.86 | -190 | -310 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| -199 | -8.12 | -199 | -326 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| -200 |  | -200 | -328 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | , |  | Overrange** |
| -273 |  |  |  | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |  | Overflow |
| X |  | X |  | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 | 1 | 0 | Wire break |

This value corresponds to the terminal temperature at wire

* For a reference temperature of $0^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right)$
** In the overrange area, the current slope of the characteristic curve is maintained when leaving the linearized nominal range.


## Analog value representation of analog input module 466-8MC11

The 466-8MC11 analog input module stores each analog value in a single byte. The other analog input modules store the analog values in words (see Table 11-4).

Table 11-13. Analog Input Module 466-8MC11, $4 \times 0$ to 10 V

| Units | Voltage in mV | Bit Representation |
| :---: | :---: | :---: |
| 255 | 9961 | 11111111 |
| 254 | 9922 | 11111110 |
| 128 | 5000 | 10000000 |
| . |  | . |
| 1 | 39 | 00000001 |
| 0 | 0 | 00000000 |

If you want to read in the analog value with function block FB250 (analog value reading), you have to pre-process the analog value before calling up FB250.

## Example 1:

Analog input module 466-8MC11 is inserted in slot 1 , which means that the module's start address is 72 .

The analog values are stored in four consecutive bytes:

| 1st analog value | (channel 0) | in IB72 |
| :--- | :--- | :--- |
| 2nd analog value | (channel 1) | in IB73 |
| 3rd analog value | (channel 2) | in IB74 |
| 4th analog value | (channel 3) | in IB75 |

Function block FB72, pictured below, reads in the analog values and pre-processes them for function block FB250 (analog value reading).

| FB72 |  |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| NAME : READ 466 |  |  |  |  |
|  |  |  |  | read in all channels |
| 0005 | : |  |  | OF AI 466 |
| 0006 | :L | IW | 72 | READ ALL Four channels |
| 0007 | :T | FW | 72 | and rearrange |
| 0008 | : 1 | IW | 74 |  |
| 0009 | :T | FW | 74 |  |
| 000A | : |  |  |  |
| ${ }^{00008}$ | : 5 | FY | 72 | process each analog value |
| 000c | :SLW |  | 6 | and rewrite them in |
| 000D | :T | IW | 72 | the Pil So that fb250 |
| 000E | : |  |  | CAN access them |
| 000F | : 5 | FY | 73 | within that scan. |
| 0010 | :SLW |  | 6 |  |
| 0011 | :T | IW | 74 |  |
| 0012 | : |  |  |  |
| 0013 | : 5 | FY | 74 |  |
| 0014 | :SLW |  | 6 |  |
| 0015 | :T | IW | 76 |  |
| 0016 | : |  |  |  |
| 0017 | : 1 | FY | 75 |  |
| 0018 | :SLW |  | 6 |  |
| 0019 | :T | IW | 78 |  |
| 001A | : |  |  |  |
| 001B | : BE |  |  |  |

## Example 2:

Analog input module $466-8 \mathrm{MC} 11$ is inserted in slot 0 , which means that the module's start address is 64 .

The analog values that are read in are stored in four consecutive bytes:

| 1st analog value | (channel 0) | in IB64 |
| :--- | :--- | :--- |
| 2nd analog value | (channel 1) | in IB65 |
| 3rd analog value | (channel 2) | in IB66 |
| 4th analog value | (channel 3) | in IB67 |

Function block 73, pictured below, reads in the analog values and pre-processes them for FB250. The additional processing with FB250 is done just like module 464, however without an overflow bit.

$\qquad$

### 11.5 Analog Output Modules

Analog output modules convert the bit patterns that are output by the CPU into analog output voltages or currents.

### 11.5.1 Connection of Loads to Analog Output Modules

No adjustments are necessary if you want to connect loads to the analog outputs.
Check the following items before connecting loads:

- The load voltage 24 V DC must be connected to terminals 1 and 2.
- The maximum permissible potential difference between the outputs is 60 V AC.
- Unused outputs must be left open-circuited.

Figure 11-9 shows how to connect loads to the voltage outputs of the following modules:

- 470-8MA12 $(2 x \pm 10 \mathrm{~V})$
- $470-8 \mathrm{MD} 12(2 x+1$ to 5 V$)$

The sensor lines (S+ and S-) must be directly connected to the load, so that the voltage is measured and regulated directly at the load. In this manner, voltage drops of up to 3 V per line can be compensated for.

The sensor lines can be left out if the resistances of the QV and $M$ lines are negligible compared to the load resistance. In such a case, connect terminal S+to terminal QV, and terminal S- to MANA.


Key:
QV: Analog output "Voltage"
$\mathrm{S} \pm$ : $\quad$ Sensor line
$M_{\text {ANA }}$ :
Chassis ground terminal of the analog unit
$\mathrm{R}_{\mathrm{L}}$ : Load resistor

Figure 11-9. Load Connection via a Four-Wire Circuit (6ES5 470-8MA12 or 6ES5 470-8MD12)

Figure 11-10 shows how to connect loads to the current outputs of the following modules.

- $470-8 \mathrm{MB} 12(2 \mathrm{x} \pm 20 \mathrm{~mA})$
- $470-8 \mathrm{MC} 12$ ( $2 \mathrm{x}+4$ to 20 mA ).


Analog output "Current" Chassis ground terminal of the analog unit
(4/8)

> (6/10) Terminal assignment


Figure 11-10. Load Connection via a Two-Wire Circuit (6ES5 470-8MB12 or 6ES5 470-8MC12)

### 11.5.2 Analog Value Representation of Analog Output Modules

Table 11-14 shows how the analog output value has to be stored in the process image output table (PIQ).

Table 11-14. Representation of an Analog Output Value as a Bit Pattern

|  | High Byte |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit number | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Analog value represent. | S | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | X | X | X | X |


| Key: | S | sign bit <br> X |
| :--- | :--- | :--- |
|  | X | irrelevant bits |

Table 11-15 and 11-16 show the voltage and currents assigned to the bit patterns.
Table 11-15. Output Voltages and Currents for Analog Output Modules (Fixed-Point Number Bipolar)


Table 11-16. Output Voltages and Currents for Analog Output Modules (Unipolar)


[^5]
### 11.6 Analog Value Conversion: Function Blocks FB250 and FB251

### 11.6.1 Reading in and Scaling an Analog Value - FB250 -

Function block FB250 reads in an analog value from an analog input module and outputs a value XA in the scale range specified by the user.

Specify the type of analog value representation for the module (channel type) in the KNKT parameter (see Table 11-17). Define the desired range using the "upper limit" (OGR) and "lower limit" (UGR) parameters.

Table 11-17. Call and Parameter Assignments of FB250

| Parameter | Explanation | Type | Assignment |  | STL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BG | Slot number | D KF | 0 to 7 | NAMEBGBNKTKGROGRUGREINZXAFBBU | : JU FB 250: RLG: AI$:$$:$$:$$:$$:$$:$$:$ |
| KNKT | Channel number Channel type | D KY | $\begin{aligned} & K Y=x, y \\ & x=0 \text { to } 3 \\ & y=3 \text { to } 6 \end{aligned}$ <br> 3: Absolute value representation ( 4 to 20 mA ) <br> 4: Unipolar representation <br> 5: Bipolar absolute value <br> 6: Bipolar fixed-point number |  |  |
| OGR | Upper limit of the output value | D KF | -32767 to +32767 |  |  |
| UGR | Lower limit of the output value | D KF | -32767 to +32767 |  |  |
| EINZ | Single scan | IB1 | Not relevant |  |  |
| XA | Output value | Q W | Scaled analog value is " 0 " on wirebreak |  |  |
| FB | Error bit | Q BI | "1" on wirebreak, illegal channel or slot number or illegal channel type |  |  |
| BU | Range violation | Q BI | " 1 " when nominal range is exceeded |  |  |



Figure 11-11. Scaling Schematic for FB250

Example: Display of Tank Make-Up Quantity
The make-up of a cylindrical tank holding $30 \mathrm{~m}^{3}$ is to be shown on a 3 -digit display. The individual digits must be set in BCD.

The level of the liquid in the tank is sensed by a SONAR-BERO®, range 80 to 600 cm , with analog output (see Catalog NS3).


Figure 11.12 Schematic for "Display of Tank Make-Up Quantity"

The analog output of the SONAR-BERO delivers a constant current in the range 4 to 20 mA proportional to the gap between sensor and liquid. This current is routed to the 4 to 20 mA analog input module in slot 0 , channel 0 .

FB250 converts the range 4 to 20 mA to the range 0 to $30.0 \mathrm{~m}^{3}$.
The value is stored in flag word 1 as a fixed-point number. Initialization takes place in the calling block. FB241 converts the fixed-point number into a BCD number.


Nominal range of the analog module

Range set by user

Figure 11-13. Conversion of the Nominal Range into the Defined Range

| STL | Explanation |
| :---: | :---: |
| JU FB 250 | Unconditional call FB250 |
| nAME : RLG:AI |  |
| BG : 0 | Slot 0 |
| KNKT : 0.3 | Channel 0, channel type 3 |
| OGR : 300 | Upper limit: $30.0 \mathrm{~m}^{3}$ |
| UGR : 0 | Lower limit: 0.0 m ${ }^{3}$ |
| Etnz | No meaning |
| XA : FW1 | Make-up quantity stored in flag word 1 as fixed-point number |
| FB :F0.0 | " 1 ", if wire break |
| BU :F0.1 | "1", if tank too full |
| JU FB 241 | Conversion of fixed-point number into $B C D$ number |

The BCD number is stored in flag bytes 11 to 13 . Output is via two 8 -channel digital output modules in slots 2 and 3 . The BCD tetrads 5 and 6 stored in flag word 11 need not be output since the number has only three digits.

| STL | Explanation |
| :--- | :--- |
| L FW12 <br> T QW2 <br> BE | Read tetrads 0 to 3 of the BCD number <br> and transfer to output modules. |

### 11.6.2 Output of Analog Value - FB251 -

Analog values can be output to analog output modules using this function block. In doing so, values from the range between the lower limit (UGR) and high limit (OGR) parameters are converted to the nominal range of the module in question.

Table 11-18. Call and Parameter Assignments of FB251

| Parameter | Explanation | Type | Assignment | XE <br> BG <br> KNKT | $\begin{aligned} & \text { : JU FB } 251 \\ & \text { : RLG:AQ } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XE | Analog value to be output | I W | Input value (two's complement) in the range UGR to OGR |  |  |
| BG | Slot address | D KF | 0 to 7 | OGR | : |
| KNKT | Channel number Channel type | D KY | $\begin{gathered} \quad K Y=x, y \\ x=0 ; 1 \\ y=0 ; 1 \\ 0: \text { unipolar repre- } \\ \text { sentation } \\ 1: \text { bipolar fixed-point } \\ \text { number } \end{gathered}$ | $\begin{aligned} & \text { FEH } \\ & \text { Bu } \end{aligned}$ |  |
| OGR | Upper limit of the output value | D KF | -32767 to +32767 |  |  |
| UGR | Lower limit of the output value | D KF | -32767 to +32767 |  |  |
| FEH | Error in limit value setting | Q BI | " 1 " if UGR = OGR, invalid channel or slot, or invalid channel type |  |  |
| BU | Input value exceeds UGR or OGR | Q BI | "1" if XE lies outside limits (UGR; OGR). XE assumes the limit value |  |  |

Example: Display of Tank Contents on an Analog Measuring Instrument
The make-up quantity of a $30 \mathrm{~m}^{3}$ tank is stored in flag word 1 as a fixed-point number (see example FB250). The $\pm 20 \mathrm{~mA}$ analog output module in slot 1 , channel 0 , transfers the standardized value to the measuring instrument. The value is displayed within the range 0 to 20 mA .


Figure 11-14. Schematic for "Display of Tank Contents"

The tank contents are determined from the make-up quantity.

| STL | Explanation |
| :--- | :--- |
| L KF +300 | Maximum tank capacity |
| L FW 1 | Make-up quantity |
| -F | Calculate difference |
| T FW 20 | Store tank contents in FW20 |
| $\cdots$ |  |

The UGR and OGR parameters of FB 251 refer to the nominal range of the analog output module. For this reason, the UGR parameter must be assigned the value -30.0.

Tank contents


Figure 11-15. Transformation of the Analog Value to the Nominal Range

| STL | Explanation |
| :---: | :---: |
| TU FB251 | Unconditional call-up FB251 |
| NAME : RLG: AQ |  |
| XE : FW20 | Tank contents |
| BG : 1 | Slot 1 |
| KNKT :0.1 | Channel 0, channel type 1 |
| OGR : 300 | High limit $30.0 \mathrm{~m}^{3}$ |
| UGR :-300 | Low limit - 30.0 m ${ }^{3}$ |
| Feh :FO.2 | " 1 ", if wire break |
| BU :F0.3 | "1", if tank too full |
| BE |  |

## 12 The Integral Real-Time Clock, for CPU 103 Version 8MA02 and Higher

12.1 Function ..... $12-1$
12.2 Setting Parameters in DB1, for CPU 103 Version 8MA03 and Higher ..... $12-2$
12.2.1 Defaults ..... 12
$12-3$
12.2.2 Reading the Current Clock Time and the Current Date ..... $12-4$
12.3 Programming the Integral Real-Time Clock in DB1, for CPU 103 Version 8MA03 and Higher ..... $12-5$
12.3.1 Setting the Clock in DB1 ..... 12 - 5
12.3.2 Setting the Prompt Time in DB1 ..... $12-6$
12.3.3 Setting the Operating Hours Counter in DB1 ..... $12-7$
12.3.4 Entering the Clock Time Correction Factor in DB1 ..... 12-7
12.4 Structure of the Clock Data Area ..... $12-8$
12.5 Structure of the Status Word and How to Scan it ..... 12-12
12.6 Setting Parameters for the Clock Data Area and the Status Word in the System Data Area ..... $12-15$
12.7 Programming the Integral Real-Time Clock in the User Program ..... 12-21
12.7.1 Reading and Setting the Clock ..... 12-21
12.7.2 Programming the Prompt Function ..... 12-25
12.7.3 Programming the Operating Hours Counter ..... 12-30
12.7.4 Entering the Clock Time Correction Factor ..... 12-35

| Figures |  |  |
| :---: | :---: | :---: |
| 12-1 | DB1 with Default Parameters for Integral Real-Time Clock | 12-2 |
| 12-2 | Example: Setting the Clock in DB1 to Monday, November 9, 1992, 15:30 | 12-5 |
|  | Example: Setting the Prompt Time in DB1 to |  |
|  | Thursday, December 17, 1992, 8:00 o'clock | 12-6 |
| 12-4 | Setting the Operating Hours Counter in DB1 to 1600 Hours | 12-7 |
| 12-5 | Entering a Correction Factor of +90 s in DB1 | 12-7 |
| 12-6 | How DB1 or the Control Program and the Clock Access the Clock |  |
|  | Data Area | 12-8 |
| 12-7 | Flowchart - Transferring Time and Date Settings to the Clock | 12-20 |
| 12-8 | Flowchart - Transferring a New Prompt Time | 12-26 |
| 12-9 | Flowchart - Transferring Settings to the Operating Hours Counter | 12-31 |
| Tables |  |  |
| 12-1 | Reading the Current Clock Time and Current Date | 12-3 |
| 12-2 | DB1 Parameters for the Integral Real-Time Clock | 12-4 |
| 12-3 | Clock Data in the Clock Data Area | 12-9 |
| 12-4 | Range Definitions for Clock Data | 12-10 |
| 12-5 | Significance of Bits 0, 1, 2, and 3 of the Status Word | 12-13 |
| 12-6 | Significance of Bits 4 and 5 of the Status Word | 12-13 |
| 12-7 | Significance of the Operating Hours Counter Flags Bits 8, 9, and 10 of the Status Word | 12-14 |
|  | Significance of the Prompting Time Flags Bits 12, 13, and 14 of the |  |
|  | Status Word | 12-14 |
| 12-9 | The System Data Area for the Integral Real-Time Clock | 12-15 |
| 12-10 | FB1 Program | 12-17 |
| 12-11 | OB21 Program | 12-18 |
| 12-12 | OB22 Program | 12-18 |
| 12-13 | DB75 Program | 12-18 |
| 12-14 | FORCE VAR Function | 12-19 |

## 12 The Integral Real-Time Clock, for CPU 103 Version 8MA02 and Higher

### 12.1 Function

The integral real-time clock offers the following possibilities of controlling the process sequence:

- Clock and calendar function
- Used to configure clock-time dependent control, for example
- Prompt and alarm function
- Used to monitor the duration of a process, for example
- Operating hours counter
- Used to monitor inspection intervals, for example

The clock begins running when you supply voltage to the programmable controller. The default is April 1, 1992, 12:00 o'clock. You set the clock by setting its parameters.

There are two possibilities.

- With CPU 103 version 8MA03, you can set the clock parameters in DB1 (see section 12.2).
- With CPU 103 version 8MA02 and higher, you can set the clock parameters in the system data area (see section 12.6) and program the clock in the user program (see section 12.7).

The hardware clock requires a clock data area and a status word in order to function. The location of both the clock data area and the status word must be stored in system data 8 to 10.

## Operating Principle of the Clock

Data exchange between the integral real-time clock and the control program always goes through the clock data area. The clock stores current values for time, date, and operating hours counter in the clock data area. You can transfer into the clock data area the values for the time, date, prompt time, and operating hours counter that you want the clock to use.

You can scan the status word to identify setting errors, for example. Or you can change certain status word bits to deliberately disable or enable transfer or read operations.

Refer to sections 12.4 and 12.5 for additional information about the clock data area and the status word. These sections are especially important if you want to set clock parameters in the system data. If you are new to SIMATIC, you may prefer to set clock parameters in DB1.

### 12.2 Setting Parameters in DB1, for CPU 103 Version 8MA03 and Higher

Set the clock parameters in DB1 to be able to use the clock functions. Follow the same rules you used in setting parameters for other functions. Refer to section 9.1.

## Procedures for Setting Parameters in DB1

1. Perform an overall reset.
2. Output default DB1 to the programmer.
3. Use the cursor to jump into the clock parameter block.
4. Change the parameters.
5. Transfer the changed DB1 to the programmable controller.
6. Switch the programmable controller from STOP to RUN.

Every time there is a change from STOP to RUN, the programmable controller accepts the new clock data.

## Note

The system data contents are deleted during an overall reset. The clock continues to run internally with the current values.
The clock time is updated one second after the next cycle starts.

### 12.2.1 Defaults

The following values are preset in the parameter block when you output the default DB1.

| $36:$ | KS | ='PGN 01 ; | \#CLP: | CF 0 | '; |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 48: | KS | ='CLK DB5 | DWO | STW | '; |
| 60 : | KS | = 'MW102 | ST | Y SAV Y | '; |
| 72 : | KS | = 'OHE N | SET 4 | 01.04 .92 | '; |
| 84 : | KS | ='12:00:00 | TI | S 4 | ; |
| 96: | KS | ='01.04. 13 | 3:00:00 | 0 OHS | '; |
| 108: | KS | = $000000: 0$ | :00 \# | ; SDP: W |  |

Figure 12-1. DB1 with Default Parameters for Integral Real-Time Clock

After the CLP block ID for the integral real-time clock, the CLK parameter defines the location of the clock data (in DB5 beginning with DW0, for example). The STW parameter specifies the location of the status word (in flag word MW102, for example). You must specify both parameters if you want to read the clock.

Section 12.2.2 describes the procedures you must follow to read the clock.
Section 12.2.3 lists all of the parameters that you can use for the integral clock.

### 12.2.2 Reading the Current Clock Time and the Current Date

Proceed as follows to see how and with which values the clock runs.

1. Perform an overall reset.
2. Output DB1 to the programmer.
3. Overwrite both (\#) comment characters with a blank space.
4. Generate DB5 with DW0 to DW21. See Table 12-3 for information about storing the current clock time and current date.
5. Switch the programmable controller from STOP to RUN. The clock accepts the values present in DB1.
6. Enter DB5 and DW0 to DW3 on the programmer by using the FORCE VAR function.
7. Press the "ENTER" key twice. The clock runs using the current values.

Table 12-1. Reading the Current Clock Time and Current Date

| Operand | Signal States | Explanation |
| :---: | :---: | :---: |
| DB 5 |  |  |
|  |  | Wednesday |
| DW 0 | KH $=0004$ | October 1 |
| DW 1 | KH $=0104$ | 1992, 12:00 |
| DW 2 | KH $=9212$ |  |
| DW 3 | KH $=0000$ |  |

### 12.2.3 DB1 Parameters Used for the Integral Real-Time Clock

Table 12-2. DB1 Parameters for the Integral Real-Time Clock

| Parameters | Argument | Meaning |
| :---: | :---: | :---: |
| Block ID: CLP: |  | Clock Parameters |
| CF | p | Entering the correction factor (Correction Factor) |
| CLK | DBxDWy, MWz,EWv or AWv | Location of the clock data (CLocK Data) |
| STW | DBxDWy, MYz,EWv or AWv | Location of the status word (STatus Word) |
| STP | J/Y/N | Updating the clock during STOP (STOP) |
| SAV | J/Y/N | Saving the clock time after the last change from RUN to STOP or Power OFF (SAVe) |
| OHE | J/Y/N | Enabling the operating hours counter (Operating Hours counter Enable) |
| SET | wd dd.mm.yy hh:mn:ss ${ }^{1}$ AM/PM ${ }^{2}$ | Setting the clock time and date |
| TIS | wd dd.mm. hh:mn:ss ${ }^{1}$ AM/PM ${ }^{2}$ | Setting the prompt time (T/mer Set) |
| OHS | hhhhhh:mn:ss ${ }^{1}$ | Setting the operating hours counter (Operating Hours counter Set) |
| wd $\quad=1$ | to 7 (weekday = | - Sat.) $\quad \mathrm{p}=-400$ to 400 |
| dd = 0 | to 31 (day) | $v=0$ to 126 |
| $\mathrm{mm}=0$ | to 12 (month) | $x=2$ to 255 |
| $\mathrm{yy}=0$ | to 99 (year) | $y=0$ to 255 |
| $\mathrm{hh}=00$ | $\begin{array}{lll}\text { to } 23 & \text { (hours) } \\ \text { to } 59 & \text { (minutes) }\end{array}$ | $\mathrm{z}=$ j $/ \mathrm{l}$, 0 to 254 |
| $\mathrm{ss}=0$ | to 59 (seconds) | $\mathrm{y} / \mathrm{Y}=\mathrm{yes}$ |
| hhhhhh = 0 | o 999999 (hours) | $\mathrm{n} / \mathrm{N}=\mathrm{no}$ |

1 If an argument such as seconds, for example, is not to be entered, enter XX. The clock continues to run with the current data. The TIS parameter block does not acknowledge this argument.
2 If you enter AM or PM after the clock time, the clock runs in the 12 -hour mode. If you omit this argument, the clock runs in the 24 -hour mode. You must use the same time mode in the SET and TIS parameter blocks.

### 12.3 Programming the Integral Real-Time Clock in DB1, for CPU 103 Version 8MA03 and Higher

Sections 12.3.1 to 12.3.4 contain examples for programming the clock in DB1. Adhere to the rules described in chapter 9 for setting parameters when you enter these examples into the programmable controller.

## Note

If the programmable controller recognizes a parameter setting error in DB1, the programmable controller remains in the STOP mode even after it has been switched from STOP to RUN. The red LED is lit.

### 12.3.1 Setting the Clock in DB1

## How to set the clock in DB1

1. Perform an overall reset on the programmable controller.
2. Generate DB5 with DW0 to DW21.
3. Output default DB1 to the programmer.
4. Overwrite the comment characters (\#) with a blank space.
5. Use the cursor to jump to the CLP parameter block.
6. Enter the example.

- Set the clock to the following date: Monday, November 9, 1992, 15:30.

| Setting the Clock |  |  |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 36: | ks | ='PGN 01; | CLP: CF 0 |  |  |
| 48: | ks | ='9kmma | W\% ¢T | '; | The clock data is stored in data block 5 beginning with data word DWO. The status word is located in flag word MW 102. |
| 60: | кS | =Mmin | Whmat |  | The clock is updated when the programmable controller is in the STOP mode. The clock time is saved in the clock data area. See Table 12-3. |
| 72: | кS | $=$ 'ohe n \$/ | 3\%:M MMM.9 |  | After the SET parameter, enter the weekday, the date, and the clock time you want the clock to use when it begins running. Be certain to include the blank spaces. |
| 84: | ks | = Mimion | TIS 4 | '; | The clock runs in the 24 -hour time mode since you do not enter either AM or PM. |

Figure 12-2. Example: Setting the Clock in DB1 to Monday, November 9, 1992, 15:30
7. Transfer the changed DB1 to the programmable controller.
8. Switch the programmable controller from STOP to RUN.

Each time the programmable controller is switched from STOP to RUN, it accepts the new clock data.

### 12.3.2 Setting the Prompt Time in DB1

## How to set the prompt time in DB1

1. Perform an overall reset on the programmable controller.
2. Generate DB5 with DW0 to DW21.
3. Output default DB1 to the programmer.
4. Overwrite the comment characters (\#) with a blank space.
5. Use the cursor to jump into the CLP parameter block.
6. Enter the example.

- Set the clock to the following prompt time: Thursday, December 17, 1992, 8:00 o'clock.


Figure 12-3. Example: Setting the Prompt Time in DB1 to Thursday, December 17, 1992, 8:00 o'clock
7. Transfer the changed DB1 to the programmable controller.
8. Switch the programmable controller from STOP to RUN.

Each time the programmable controller is switched from STOP to RUN, it accepts the new clock data.

### 12.3.3 Setting the Operating Hours Counter in DB1

## How to set the operating hours counter in DB1

1. Perform an overall reset on the programmable controller.
2. Generate DB5 with DW0 to DW21.
3. Output default DB1 to the programmer.
4. Overwrite the comment characters (\#) with a blank space.
5. Use the cursor to jump to the CLP parameter block.
6. Enter the example.

- You are setting the start value for the operation hours counter to 1600 hours.


Figure 12-4. Setting the Operating Hours Counter in DB1 to 1600 Hours
7. Transfer the changed DB1 to the programmable controller.
8. Switch the programmable controller from STOP to RUN.

Each time the programmable controller is changed from STOP to RUN, it accepts the new clock data.

### 12.3.4 Entering the Clock Time Correction Factor in DB1

The exactness of the clock is temperature-dependent. You can configure a correction value to increase the clock's exactness. The correction value is output in $\mathrm{s} / \mathrm{month}$. You must measure how many seconds per month the clock runs fast or slow. A month is defined as 30 days.

Example: Your measurements indicate the clock is 12 s too slow in 4 days. That would be 90 s too slow in 30 days. The correction value is $+90 \mathrm{~s} /$ month.

In addition to the changed clock parameters, enter the example into DB1 as follows:

| Enter the Clock Time Correction Factor |  |  |  |  | Explanation <br> The correction value of +90 s is loaded into the <br> clock. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 36 | кS | ='PGN 01 | CLP: ल. |  |  |  |

Figure 12-5. Entering a Correction Factor of +90 s in DB1

### 12.4 Structure of the Clock Data Area

You need only to change the default values in DB1 to program the clock in DB1. See section 12.2. During start-up, the DB1 interpreter writes all information into the system data area.
TIP: Do not attempt to set parameters in the system data, or to access directly from the user program unless you have extensive knowledge of the system.
You must store the location of the clock data area in system data 8 and 9 .
Data exchange between DB1 or the control program and the integral real-time clock is always through the clock data area.

- The integral real-time clock stores current time, date, and operating hours counter values in the clock data area (flag area, data block, input area, or output area).
- DB1 and the control program store the settings for prompt times and operating hours counters in the same data area.

The control program can only read from or write to the clock data area. The control program can never access the clock directly. Figure 12-6 illustrates the relationship between DB1 or the control program, the clock data area, and the integral real-time clock.


Figure 12-6. How DB1 or the Control Program and the Clock Access the Clock Data Area

When you set the clock, you have to transfer only the data needed to implement a particular function. For example, if you want to change only the clock function data, you do not have to enter data for the time prompt function or for the operating hours counter.

The clock data area has the same structure wherever it is located: in the data block area, the flag area, the input area, or the output area. Table 12-3 provides you with information about where specific clock data is located within the clock data area. The explanations for Table 12.3 follow the table.

Table 12-3. Clock Data in the Clock Data Area

| Clock Data Area (Data Word) | Meaning | Left Flag Word | Right Flag Word |
| :---: | :---: | :---: | :---: |
| 0 | Current clock time/date | --- | Weekday |
| 1 |  | Day | Month |
| 2 |  | Year | AM/PM (Bit 7) Hour |
| 3 |  | Minute | Second |
| 4 | Settings for clock time/date | Leap year* | Weekday |
| 5 |  | Day | Month |
| 6 |  | Year | AM/PM (Bit 7)** Hour |
| 7 |  | Minute | Second |
| 8 | Time prompt | --- | Weekday |
| 9 |  | Day | Month |
| 10 |  | --- | AM/PM (Bit 7)**Hour |
| 11 |  | Minute | Second |
| 12 | Current operating hours | --- | Second |
| 13 |  | Minutes | Hour |
| 14 |  | Hours - 100 | Hours • 10,000 |
| 15 | Settings for operating hours counter | --- | Second |
| 16 |  | Minutes | Hours |
| 17 |  | Hours • 100 | Hours • 10,000 |
| 18 | Clock time/date after a switch from RUN to STOP or Power OFF (only if bit 5 in the status word = 1) | --- | Weekday |
| 19 |  | Day | Month |
| 20 |  | Year | AM/PM (Bit 7)** Hour |
| 21 |  | Minute | Second |

* $\quad$ Relevant when programming the clock in the user program (see Table 12-4)
** Significant only in the 12-hour mode Bit $7=1$ means PM, bit $7=0$ means AM

Make certain you are aware of the following points when you make inputs into the clock data area.

- Entries into the clock data area must be in BCD code.
- The clock runs either in the 12 -hour mode or the 24 -hour mode depending on how you set bit 1 in the status word. See section 12-5 for additional information.
- The AM/PM flag $(0=A M, 1=P M)$ is significant only for the 12 -hour mode of the hardware clock. The AM/PM flag corresponds to bit 7 in words 2, 6, 10, and 20.
- In the 12-hour mode, you have to set the hours and the AM/PM flag for both the clock and prompt functions.
- In the 24-hour mode, if you set an AM/PM flag when you enter the values for the clock and prompting time, then the program sets the relevant error bit.
- Leap year settings are only relevant when the clock is programmed in the user program. If DB1 is used, the leap year settings are carried out automatically by the system.
- The clock settings you enter must be within the range defined in Table 12-4.

Table 12-4. Range Definitions for Clock Data

| Variable | Permissible Parameters | Variable | Permissible Parameters |
| :---: | :---: | :---: | :---: |
| Seconds | 0 to 59 | Day | 1 to 31 |
| Minutes | 0 to 59 | Month | 1 to 12 |
| Hours | In the 24-hour mode: | Year | 0 to 99 |
|  | 0 to 23 <br> In the 12-hour mode: | Leap Year | 0 to 3 |
|  | for AM: 1 to12 ( 12 = 12 o'clock noon) |  | $0=$ Leap year is current year |
|  | for PM: 81 to 92 |  | 1 = Leap year was last year |
|  | 0 to 999999 when entering the operating hours |  | 2 = Leap year was two years ago |
|  |  |  | 3 = Leap year was three |
| Weekday | $\begin{aligned} & 1 \text { to } 7 \\ & 1=\text { Sunday } \end{aligned}$ |  | years ago |
|  | $2=$ Monday |  |  |
|  | 3=Tuesday |  |  |
|  | 4=Wednesday |  |  |
|  | $5=$ Thursday |  |  |
|  | 6=Friday |  |  |
|  | 7=Saturday |  |  |

If your inputs differ from the ones described, the operating system outputs error messages that are displayed in the status word. The operating system resets error messages displayed in the status word the next time you set the clock, prompt time, or the operating hours counter, if the new settings are within the definition range. See section 12.5.

If you do not wish to modify one of the setting values, you can enter at its place XX (ASCII code) in DB1, or FF (hexadecimal code) when you are programming in the system data.

If the clock data area is located at the end of other areas (flags, data blocks, inputs, and outputs) and there is insufficient memory space available for the clock data area, the amount of clock data transferred is only as much as will fit in the area available. Settings are not accepted if they lie outside of the available space.

- If clock data is located in the non-retentive flag area, then the following two events occur:
- All the settings are lost after Power OFF and cold restart.
- The time the last switch from RUN to STOP occurred is lost.
- Remember that you can decide where to locate the clock data area. The word numbers listed in Table 12-3 are relative.
- If your clock data area is located in a data block and does not begin with data word DW0 but DWX, then you must add the value $X$ to the word number shown in Table 12-3.
Example: Your clock data area begins with DW124. The data for the time and date is then stored in DW124 to DW127.
- If you locate your clock data area in the flag area beginning with flag word 0 , then you must multiply the appropriate data word number listed in Table 12-3 by a factor of 2 to obtain the appropriate flag word address.
Example: You locate your clock data area in the flag operand area beginning with flag word 0 . Data for the operating hours counter is then stored beginning with the FW24 address.
- If your clock data area does not begin at flag word 0 , you have to add the beginning value to the word number shown in Table 12-3.


### 12.5 Structure of the Status Word and How to Scan it

You can scan the status word to identify errors in the entered settings. You can deliberately change certain bits in the status word to enable or disable transfer or read operations. You can use designated flag bits to govern the clock's behavior when the programmable controller is switched from the RUN to the STOP mode or during Power OFF.

- The status word can be located in the flag area or in a data block. You must define the location of the status word in DB1 or directly in system data 9 and 10. See section 12.6.
- The integral real-time clock runs independently of the set operating mode. Access to the clock data area depends on the set operating mode and the signal states of bits 4 and 5 in the status word. You can set or reset these bits using the " S " or " R " operations in the control program.
- If you use an operator panel, such as the OP 396, to monitor the program, it is an advantage to have the programmable controller update the clock time (the current date) even in the STOP mode.
- The operating system resets the "transfer settings" bits (bits 2,10 , and 14 in the status word) under the following conditions.
- The settings have been transferred.
- The settings have not been transferred because they were outside of the permissible range. The corresponding error bits (bits 0,8 , and 12 in the status word) are set.
- The operating system does not reset the "transfer settings" bits (bits 2,10 , and 14 in the status word) under the following conditions.
- The system data for the clock is either incorrect or not available.
- The clock data area is too small.
- The clock is defective (hardware error).
- There are four types of bits in the status word.
- Clock flags
- Operating system flags
- Operating hours counter flags
- Prompt time flags

Tables 12-5 through 12-8 provide you with information about the significance of the signal states of the respective flags.

## Clock Flags

Table 12-5. Significance of Bits 0, 1, 2 and 3 of the Status Word

| Bit Number | Signal State |  |
| :---: | :---: | :--- |
| 0 | 1 | Meaning |
|  | 0 | Error in setting entry |
| 1 | 1 | No error in setting entry |
|  | 0 | 24-hour clock mode |
| 2 | 1 | Transfer settings |
|  | 0 | Do not transfer settings |
| 3 | 1 | The clock time can be read |
|  | 0 | The clock time cannot be read |

## Operating System Flags

Table 12-6. Significance of Bits 4 and 5 of the Status Word

| Operating <br> Mode | Bit Number Status Word | Signal State | Meaning |
| :---: | :---: | :---: | :---: |
| STOP | 4 | 1 | The clock updates only words 0 to 3 (current time/date) in the clock data area. You can set the clock by using the FORCE VAR programmer function. |
|  |  | 0 | The clock does not update the clock data area. Words 0 to 3 contain the time at which the last switch from RUN to STOP occurred. |
|  | 5 | 1 | Words 18 to 21 contain the time at which the last RUN to STOP switch occurred or the time at which the last Power OFF occurred if bit 4 is also set. |
|  |  | 0 | Words 18 to 21 are not used. |
| RUN | 4 | 1/0 | The clock continually updates the clock data area (Words 0 to 17). |
|  | 5 | 1 | Words 18 to 21 contain the time at which the last switch from RUN to STOP occurred or the time at which the last Power OFF occurred. |
|  |  | 0 | Words 18 to 21 are not used. |

## Operating Hours Counter Flags

Table 12-7. Significance of the Operating Hours Counter Flags Bits 8, 9, and 10 of the Status Word

| Bit Number | Signal State |  |
| :---: | :---: | :--- |
| 8 | 1 | Meaning |
|  | 0 | Error in setting entry |
| 9 | 1 | No error in setting entry |
|  | 0 | Disable the operating hours counter |
| 10 | 1 | Transerating hours counter |
|  | 0 | Do not transfer the settings |

## Prompt Time Flags

Table 12-8. $\quad$ Significance of the Prompt Time Flag Bits 12, 13, and 14 of the Status Word

| Bit Number | Signal State |  |
| :---: | :---: | :--- |
| 12 | 1 | Meaning |
|  | 0 | Error in setting entry |
| 13 | 1 | The error in setting entry |
|  | 0 | The set prompting time is reached |
| 14 | 1 | Transfer the settings is not reached |
|  | 0 | Do not transfer settings |

The operating system requires bit numbers 6, 7, 11, and 15. You can not use these bits.

## Scanning the Status Word

In a data block, you can use the " $P$ <data word number> <bit number>" operation to scan the individual bits of a data word. In the flag area, you can scan the individual bits if you enter the <byte address> and the <bit number>.

Example: The status word is stored in DW13. You are checking to see if the set prompt time has been reached. The "P D 13.13" instruction triggers a scan. If the status word is stored in FW12, then the same scan would be "A F 12.5".

## Backup of the Hardware Clock

If there is a backup battery, the clock continues to run even after Power OFF. If the programmable controller does not have a backup battery, the clock values will be set at "April 1, 1992, 12.00.00 o'clock, weekday: 4" when the clock is initialized after a Power ON. The default is the 24 -hour time mode. You should install a battery only during Power ON; otherwise, you would lose the clock data.
$\qquad$

### 12.6 Setting Parameters for the Clock Data Area and the Status Word in the System Data Area

Table 12-9. The System Data Area for the Integral Real-Time Clock

| Absolute Address RAM | System Data Word | Meaning | Permissible Parameters |
| :---: | :---: | :---: | :---: |
| EA10 | 8 | Operand area for the clock data | ASCII characters $I, Q, F, D$ |
| EA11 |  | Start address for the clock data Operand area D Operand Areas I, Q, F | DB number DB2 to DBFF $_{\mathbf{H}}$ Byte address |
| EA12 | 9 | Start address for the clock data Relevant only for operand area D | DB word number DW0 to DWFF $_{\mathbf{H}}$ |
| EA13 |  | Operand area for the status word | ASCII characters $\mathrm{I}, \mathrm{Q}, \mathrm{~F}, \mathrm{D}$ |
| EA14 | 10 | Start address for the status word Operand area D Operand areas I, Q, F | DB number <br> DB2 to DBFF $_{\mathbf{H}}$ <br> Byte address |
| EA15 |  | Start address for the status word Relevant only for operand area D | DB word number DW0 to DWFF $_{\mathbf{H}}$ |
| EA16 | 11 | Status for hardware ${ }^{1}$ <br> (only bits 0 and 1 are relevant) <br> - If either bit 0 or bit 1 is set, the clock chip is defective <br> - If no bit is set, the clock chip is running | "0", "1" |
| EA16 | 11 | Incorrect correction value? <br> (only bit 15 is relevant) <br> - If bit 15 is set, the correction value is incorrect (>+400 or <-400) <br> - If bit 15 is not set, the correction value is correct | "0", "1" |
| EA18 | 12 | Correction value ${ }^{2}$ | -400 to 400 |

1 You can scan SD11 during start-up. You must call up an FB in OB21 or OB22 by using "L RS 11" to read out and then continue processing SD11.
2 Always use the "L KF X" instruction to load the correction value in ACCU 1 since negative values can also be specified.

The following section is intended to help you to start running the integral real-time clock as quickly as possible by setting parameters in the system data. You need to be familiar with the clock data area described in sections 12.4 and 12.5 in order to understand this section.

## Note

The clock time is updated one second after the start of the next cycle.

## Task:

You want to set the clock to the following values:
Wednesday, 12.02.92; 10:30:00
The status word is assigned to flag word FW12. Clock data is stored in DB75 beginning with DW0. The two ways to transfer clock settings are as follows:

- Use the STATUS VAR programmer function when the programmable controller is in the RUN mode.
- Use the FORCE VAR programmer function when the programmable controller is in the STOP mode and status word bit $4=1$.

The following example uses the first method. Proceed as follows:

1. Set the programmable controller to Power OFF.
2. Set the operating mode switch to STOP.
3. Set the programmable controller to Power ON.
4. Perform an overall reset on the programmable controller. See section 4.1.3.
5. Use the following program to program the programmable controller.
6. Set the operating mode switch to RUN.

The integral real-time clock is running.

## Program Structure:



The system data is defined during the change from STOP to RUN.

The system data is defined when the programmable controller is switched on.

Set the new date and time.

## The Block Entry Sequence and a Programming Example:

The following procedure is suggested:

1. Program FB1 - Defining system data for the integral real-time clock
2. Program OB21 - Calling up FB1 during a change from STOP to RUN
3. Program OB22 - Calling up FB1 when the programmable controller is switched on
4. Generate DB75 - Storing clock data
5. Transfer new data to the clock using the FORCE VAR programmer function (programmable controller in the RUN mode).

The respective programming examples are shown in Tables 12-10 to 12-14.
Table 12-10. FB1 Program

$\qquad$

Table 12-11. OB21 Program

| STL | Explanation |
| :---: | :---: |
| $\begin{array}{lll} \text { OB } 21 & \\ \text { JU FB } 1 & \\ \text { NAME: } & \text { CLOCK } \\ \text { BE } & \end{array}$ | The function block is called up once during a switch from STOP to RUN. |

Table 12-12. OB22 Program

| STL | Explanation |
| :--- | :--- |
| OB 22 <br> JU <br> FB 1 <br> NAME <br> BE$\quad$ CLOCK | The function block is called up once when the programmable <br> controller is switched on. |

Table 12-13. DB75 Program

| STL | Explanation |
| :---: | :---: |
| DB 75 <br> 0 : $\mathrm{KH}=0000$; <br> 1: $\mathrm{KH}=0000$; <br> 2: $\mathrm{KH}=0000$; <br> 3: $\mathrm{KH}=0000$; <br> 4: $\mathrm{KH}=0000$; <br> 5: $\mathrm{KH}=0000$; <br> 6: $\mathrm{KH}=0000$; <br> 7: $\mathrm{KH}=0000$ | Define the number of data words. (Data words 0 to 7 are used in the example. See Table 12-3). Define the numerical representation. Hex is used in the examples. |

## Reading and Setting the Time and Date

After you enter the program, you can test it as follows.

1. Switch the programmable controller to the RUN mode.
2. Use the FORCE VAR programmer function to enter the following.

- Data block number
- Data words DW0 to DW7
- Clock data
- Status word

Table 12-14. FORCE VAR Function

| Operand | Signal States | Explanation |
| :--- | :--- | :--- |
| DB 75 |  |  |
|  | KH $=0003$ | Tuesday |
| DW 0 | KH $=0110$ | October 1 |
| DW 1 | KH $=9112$ | 1991, 12 o'clock |
| DW 2 | KH $=0000$ | (reading current clock data) |
| DW 3 | KH $=0002$ | Monday |
| DW 4 | KH $=0212$ | December 2 |
| DW 5 | KH $=9210$ | 1992, 10.30 o'clock |
| DW 6 | KH $=3000$ | (writing new settings) |
| DW 7 | KM $=0000000000000100$ | If you set bit 2 in the status word to |
| FW 12 |  | "1", the new settings are transferred |
|  | to the clock. |  |

3. Begin status processing by pressing the ENTER key twice. Bit 2 in the status word is reset. The clock runs with the new settings

## Note

Besides using the method described in Table 12-14 (with the FORCE VAR function), you can also enter the new settings directly into the data block. In that case, store the new settings in data words DW4 to DW7 of data block DB75.
See Table 12-13.


* The lower portion of the flowchart has only a diagnostic function. There is nothing you must perform. You can also implement the upper portion of the flowchart using the FORCE VAR programmer function (programmable controller in the RUN mode) or using the FORCE function (the programmable controller is in the STOP mode and bit $4=1$ in the status word).

Figure 12-7. Flowchart - Transferring Time and Date Settings to the Clock

If you do not want a value (for example the minutes) in the settings to be transferred, enter the value for relevant byte as either $255_{\mathrm{D}}$ or $\mathrm{FF}_{\mathrm{H}}$. When you set the clock, the old value present in the clock is retained.

Incorrect settings are displayed by a set bit 0 in the status word. The clock continues to run with the old values.

In a similar manner, you can program new settings for the time prompt function and the operating hours counter. However, the settings are located in other data words in the clock data area. See section 12-4. You must set the respective bit to 1 in the status word so that the clock can accept the new settings. See section 12-5.

### 12.7 Programming the Integral Real-Time Clock in the User Program

The programming of the clock in the user program should be performed only by users with extensive knowledge of the system. For all other users, use of DB1 is recommended (see sections 12.2 and 12.3).

The following section provides you with information on how to access the clock through the user program.

### 12.7.1 Reading and Setting the Clock

Example: Program for setting the time and date
Transfer of the settings for the time and date is triggered by input I 0.0. Before you set input I 0.0 (see OB1), you must transfer these settings to flag bytes FY120 to FY127. Values that you do not want to change must be preset with " $\mathrm{FF}_{\mathrm{H}}$ ". You can define the clock mode with input I $1.0(1=12$ hour mode). Input I 0.1 is the AM/PM bit that you use for setting the 12 -hour mode.

The clock data area is in DB2 beginning with DW0, and the status word is FW10.

|  |  |  | OB1 STL | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| : |  |  |  | =========================== |
|  |  |  |  | SETting the time and date |
| : |  |  |  |  |
|  | : |  |  | FIRST TRANSFER TIME AND DATE VALUES |
|  | : |  |  | INTO FB120 TO FB127. |
|  | :A | I | 0.0 | Clock setting triggered |
|  |  | F | 20.0 | by SETTING F 20.0 (RESET IN FB10) |
|  | : JU | FB | 10 |  |
| NAME | :SET | CLO |  | (SEtting the time and date) |
| WDAY | : | FY | 121 | weekday |
| DAY | : | FY | 122 | DAY |
| mon | : | FY | 123 | MONTH |
| YEAR | : | FY | 124 | year |
| Hour | : | FY | 125 | Hour |
| AMPM | : | I | 0.1 | AMPM-bit (Only important in 12-hour mode) |
| min | : | FY | 126 | minutes |
| SEC | : | Fy | 127 | SECONDS |
| ERR | : | F | 12.1 | ERROR bit |
| MODE | : | I | 1.0 | 12-HOUR MODE: $\mathrm{I} 1.0=1$ |
|  | :BE |  |  |  |



| FB10 STL (continued) | Explanation |
| :---: | :---: |
| $\begin{aligned} & : \mathrm{AN} \quad \mathrm{~F} \quad 11.2 \\ & : \mathrm{JC}=\mathrm{MOO2} \\ & : \mathrm{S} \quad=\mathrm{ERR} \\ & : \mathrm{BEU} \\ \text { M002 } & : \mathrm{AN} \text { F } 11.0 \\ & : \mathrm{RB}=\mathrm{ERR} \\ & : \mathrm{BEC} \\ & : \mathrm{S}=\mathrm{ERR} \\ & : \mathrm{BE} \end{aligned}$ | HAVE SETTINGS BEEN TRANSFERRED? <br> IF YES, JUMP TO M002 <br> SET ERROR BIT IF THERE ARE ERRORS <br> WERE THERE ERRORS WHILE ENTERING SETTINGS? <br> IF NO, RESET ERROR BIT <br> IF NO ERROR, THEN BEC <br> IF AN ERROR, SET ERROR BIT |

Example: Program for reading the current time and the current date
The time is stored in flag bytes FY30 to FY36, depending on an external event, simulated here by a positive edge at input I 0.5. Flag F 13.1 indicates which mode the clock is operating in. Flag F 13.0 is the AM/PM bit in the 12 -hour mode

The clock data area is in DB2 beginning with DW0, and the status word is FW10.



## Storing the Updated Time/Date after a RUN to STOP Switch

## Note

This clock data area is only written to if the following requirements are met.

- Bit 5 in the status word is set to " 1 ".
- A RUN to STOP switch or a Power OFF has taken place.
- The necessary memory space is available in the operand area.

This enables you to detect a RUN to STOP switch or a Power OFF even if the programmable controller has since gone back to RUN mode. The time and date of the last RUN to STOP switch or Power OFF are in words 18 to 21 (see Table 12-3)

If several RUN to STOP switches have occurred before you read out this clock data area, you will only be able to determine the time of the last switch.

If you do not have sufficient memory for this clock data area, you either cannot use this area or use only part of it. This has no impact on anything else.

### 12.7.2 Programming the Prompt Function

## Transferring Settings to the Clock

- You can store the settings in the clock data area by using transfer operations (see Table 12-3).
- The AM/PM flag (bit number 7 ) is only significant in 12 -hour mode.

Bit 7=1 means PM
Bit $7=0$ means AM

- You must transfer the clock data in BCD code.

TIP: The "KC" data format loads a BCD constant into ACCU 1 and is therefore especially suitable.

- If you enter the value "255D" or " $\mathrm{FF}_{\mathrm{H}}$ " in a byte as the prompt time, this byte will be ignored when evaluating "Prompt time reached". This makes it easy to program, for example, an alarm that is repeated daily by entering the value in the " $255_{\mathrm{D}}$ " or " $\mathrm{FF}_{\mathrm{H}}$ "in the "Weekday", "Date" and "Month" settings.
- You can transfer the prompt time settings to the clock by initiating bit 14 in the status word.
- The settings are transferred 1 second after the start of the next cycle.
- Bit 12 in the status word displays incorrect settings.
$\qquad$

* The lower part of the flow chart has only a diagnostic function.

There is nothing you must perform.
Figure 12-8. Flowchart - Transferring a New Prompt Time

## Prompt Time Sequence

- Bit 13 in the status word is set after the prompt time has elapsed.
- Bit 13 remains set until you reset it in the control program.
- The prompt time can be read at any time.


## Caution

If the prompt time is reached in the STOP mode or during Power OFF, the prompt time cannot be evaluated. It is always deleted on restart.

Example: Setting and evaluating the prompt time
In the example program, the status of input I 0.6 determines whether the settings for the prompt time are transferred. Before setting input I 0.6 , you must transfer the settings to flag bytes FY130 and FY135. Enter values that you do not wish to be evaluated as $\mathrm{FF}_{\mathbf{H}}$.
You set the clock mode with input I 1.0. Use input I 0.1 to specify the the AM/PM bit for 12-hour mode.

If the preset prompt time has been reached, set flag F 13.2. If errors are made while entering the prompt time, the error bit, flag F 12.2, is set.
The clock data is stored in DB2 beginning with data word DW0, and the status word is flag word FW10.



| FB11 STL (continued) |  |  | Description |
| :---: | :---: | :---: | :---: |
| MORN : | : | =hour | Store value for hours |
|  | :on | =AMPM | IF AM/PM = 1 (AFTERNOON) AND |
|  | :on | =MODE | 12 -hour mode is Set, the |
|  |  | =MORN | corresponding bit in the clock |
|  |  | кн 0080 | data area is set |
|  | :ow |  |  |
|  | : $T$ | DR 10 |  |
|  | : | =MIN | Store value for minutes |
|  |  | DL 11 |  |
|  |  | =SEC | Store value for seconds |
|  |  | DR 11 |  |
|  |  | F 10.6 | transfer Settings |
|  |  | F 10.6 | (BIt 14 in status word fw10) |
|  |  | KT 020.1 | Start monitoring time |
| M001 | :SE | T 11 |  |
|  |  | T 11 | bec, if monitoring time not yet |
|  | : BEC |  | ELAPSED |
|  |  | F 10.6 | Have setting been transferred? |
|  |  | =M002 | If yes, JUMP to mooz |
|  | : s | =ERR | if error, Set error bit |
|  | : BEU |  |  |
| M002 | : An | F 10.4 | ERror when entering settings? |
|  | :RB | =ERR | If no, reset error bit |
|  | : BEC |  | bec, if no error |
|  | :s | =ERR | If error, Set error bit |
|  | : BE |  |  |

### 12.7.3 Programming the Operating Hours Counter

You can enable the operating hours counter with bit 9 of the status word. This allows you to establish, for example, the number of hours a motor has been in operation. The operating hours counter is active only in the RUN mode.

## Transferring Settings to the Operating Hours Counter

You can preset the operating hours counter with a certain start value (e.g. after exchanging the CPU).

- The clock data must be transferred in BCD code.

TIP: The "KC" data format loads a BCD constant into ACCU 1 and is therefore especially suitable for entering the settings.

- If you do not want a value (for example minutes) to be transferred, entering the relevant byte as " $255_{D}$ " or " $\mathrm{FF}_{H}$ ". The current value for this variable is then retained.
- After you have transferred the settings to the clock data area, you must set bit 10 in the status word for the clock to accept the clock data.
- Bit 8 in the status word displays incorrect settings.

* The lower part of the flow chart has only a diagnostic function.

There is nothing you must perform.
Figure 12-9. Flowchart - Transferring Settings to the Operating Hours Counter

Example: Setting the operating hours counter
The status of input I 0.7 determines whether the operating hours counter values are transferred. You must transfer these values to flag bytes FY136 to FY140 before setting input I 0.7 (not implemented in the example program). Values that are not to be changed should be preset with $\mathrm{FF}_{\mathrm{H}}$.

Errors are displayed in flag F 12.3. The clock data area is in data block DB2 beginning with data word DW0, and the status word is flag word FW10.



## Reading the Current Operating Hours Counter

The current data is stored in words 12 to 14 of the clock data area. You can use load operations to read out the data.

Example: Reading the operating hours counter
You need to switch off a machine for inspection after every 300 hours of operation. Flag F 12.4 is set when the machine is switched off. After 300 hours of operation, a jump is made to PB5 to switch the machine off (not programmed in the example).
The clock data area is in DB2 beginning with flag word FW0, and the status word is flag word FW10.

| OB1 STL | Explanation |
| :---: | :---: |
| NAME <br> $\quad:$ JU FB 14 <br> $:$ <br> $: B E$ | EVALUATE OPERATING HOURS COUNTER |
|  |  |


| FB14 STL | Explanation |
| :---: | :---: |
| NAME : BETR-LES | READING THE OPERATING HOURS COUNTER <br> dB in which the clock data is located. If AUXILIARY FLAG 12.4 IS SET, OFF. the machine is already <br> block end <br> LOAD HOUR VALUE X 100 IN ACCU 1 <br> COMPARE TO 3 (=300 HOURS) <br> END IF 300 hours not yet REACHED <br> SET AUXILIARY FLAG <br> JUMP TO PB5 WHEN 300 OPERATING hours reached |

### 12.7.4 Entering the Clock Time Correction Factor

You can configure a correction value that increases the exactness of the integral real-time clock. The correction value is displayed in seconds/month. The month is defined as 30 days.

| Absolute Address <br> RAM Memory | Range | System Data Word |
| :---: | :---: | :---: |
| EA 18 | $-400_{\mathrm{D}}$ to $+400_{\mathrm{D}}$ seconds/month | 12 |

Example: You determined that the clock runs 12 seconds slow in a four day period. That would be 90 seconds in 30 days. The correction value is+ 90 seconds/month.

## Note

Use the data KF format to enter the correction value. You then do not have to convert the value to other numbering systems.

| STL | Explanation |
| :--- | :--- |
| FB10 | LOAD THE +90 SECONDS CORRECTION VALUE INTO ACCU 1 AND STORE IT |
| L | KF |
| T | RS |
| BE | 12 |

## Note

The correction value you have entered is read in after the next minute change. If an error occurs when a setting is entered, bit 15 in system data word 11 is set.

13 Connecting the S5-100U to SINEC L1, for CPU 102 and Higher

| 13.1 | Connecting the Programmable Controllers to the |  |
| :---: | :---: | :---: |
|  | L1 Bus Cable | 13 - |
| 13.2 | Setting Parameters in the Programmable Controller for Exchanging Data | 13-1 |
| 13.2.1 | How to Program in a Function Block, for CPU 102 and Higher | 13-2 |
| 13.2.2 | Setting Parameters in DB1, for CPU 103 and Higher | 13-5 |
| 13.3 | Coordinating Data Exchange in the Control Program | 13 |
| 13.3.1 | Sending Data | 13 - |
| 13.3.2 | Receiving Data | 13-9 |
| 13.3.3 | Programming the Messages in a Function Block | 13-11 |

## Figures

| 13-1 | Connection of the Bus Cable | 13-1 |
| :---: | :---: | :---: |
| 13-2 | Programming Example for Setting Parameters in FB1 | 13-4 |
| 13-3 | Data Exchange between Sender and Receiver (Principle) | 13-7 |
| 13-4 | Structure of the Send Mailbox | 13-8 |
| 13-5 | Structure of the Coordination Byte Send (KBS) | 13-8 |
| 13-6 | Structure of the Receive Mailbox | 13-9 |
| 13-7 | Structure of the Coordination Byte Receive (KBE) | 13-10 |
| 13-8 | Organization of Program Execution | 13-11 |
| 13-9 | Programming "Message Processing" in FB2 | 13-12 |

## Tables

13-1 SINEC L1 Parameter Block
13-2
13-2 Setting Parameters in the Coordination Byte
13-3
13-3 Setting Parameters for the SINEC L1 Interface
13-6

## 13 Connecting the S5-100U to SINEC L1, for CPU 102 and Higher

SINEC L1 is a local area network that enables SIMATIC S5 programmable controllers to communicate with each other. This option is available when you are using CPU 102 or higher. It operates on the master-slave principle.

You will find more exact information on the SINEC L1 in the SINEC $L 1$ manual. You need to understand the SINEC L1 operating system before continuing with this chapter.

The S5-100U can be connected directly to the SINEC L1 as a slave. The information you need to perform this operation is explained in this chapter.

### 13.1 Connecting the Programmable Controller to the L1 Bus Cable

Bus terminal BT 777 is the signal level converter that connects the programmable controller to the L1 bus cable. The procedure is as follows:

1. Connect the L1 bus cable to bus terminal BT 777 .


Figure 13-1. Connection of the Bus Cable
2. Insert the connector of the bus terminal cable into the PG/OP/SINEC L1 port.

### 13.2 Setting Parameters in the Programmable Controller for Exchanging Data

The programmable controller requires the following information for the handling of data exchange via the L1 bus:

- Location of the data to be sent (data block or flag area)

Name: Send Mailbox, abbreviated: SF

- Location of the data to be received (data block or flag area)

Name: Receive Mailbox, abbreviated: EF

- Storage location of the coordinating information for sending data (e.g., the message:
"Send Mailbox is enabled")
Name: Coordination Byte Send, abbreviated: KBS
- Storage location of the coordinating information for receiving data (e.g., the message:
"Receiving data can be read")
Name: Coordination Byte Receive, abbreviated: KBE
- Programmer number (necessary if you want to transmit programmer functions over the SINEC L1 local area network), abbreviated: PGN

You can set parameters for the programmable controller for the CPU 102 in the function block, and for the CPU 103 version 8MA03 in the integrated data block (DB1).

### 13.2.1 How to Program in a Function Block, for CPU 102 and Higher

You can program the SINEC L1 local area network by first setting the parameters and then programming the "messages" in the control program (see section 13.3.3)

## Setting Parameters in the Function Block

You must define the following in the program:

- Your own programmer number for the programmer bus functions
- Your own slave number
- The data or flag areas reserved by the send and receive mailboxes
- The location of the coordination bytes

You program in the function block by calling up one of the two restart organization blocks (OB21 or OB22). You store the corresponding parameters in the system data area of the programmable controller by using the "TNB" block transfer statement. The SINEC L1 parameter block begins at system data word 57 .

Table 13-1. SINEC L1 Parameter Block

| System Data Word | High Byte | Low Byte | Address in System Data Area |
| :---: | :---: | :---: | :---: |
| SD57 | Programmer number <br> (1 through 30) | Slave number <br> (1 through 30) | $\begin{aligned} & \text { EA72H } \\ & \text { EA73 } \end{aligned}$ |
| SD58 | KBE <br> Data identifier | KBE DB or flag byte | $\begin{aligned} & \text { EA74H } \\ & \text { EA75 } \end{aligned}$ |
| SD59 | KBE <br> Data word | KBS <br> Data identifier | $\begin{aligned} & \text { EA76 }{ }_{H} \\ & \text { EA77 } \end{aligned}$ |
| SD60 | KBS DB or flag byte | KBS Data word | $\begin{aligned} & \text { EA78 }_{H} \\ & \text { EA79H } \end{aligned}$ |
| SD61 | $\begin{gathered} \hline \text { SF } \\ \text { Data identifier } \end{gathered}$ | $\begin{gathered} \text { SF } \\ \text { DB or flag byte } \end{gathered}$ | $\begin{aligned} & \text { EA7A }_{H} \\ & \text { EA7B }_{\mathrm{H}} \end{aligned}$ |
| SD62 | SF <br> Data word | EF <br> Data identifier | $\begin{aligned} & \text { EA7CH }_{H} \\ & \text { EA7D }_{\mathrm{H}} \end{aligned}$ |
| SD63 | DB or flag byte | $\begin{gathered} \text { EF } \\ \text { Data word } \end{gathered}$ | $\begin{aligned} & \text { EA7EHEH } \\ & \text { EA7F } \end{aligned}$ |

You define the position of the coordination bytes and the starting addresses of the send and receive mailboxes in each case by three bytes.

Table 13-2. Setting Parameters in the Coordination Byte

| Meaning | Parameters | Address in System Data Area |
| :---: | :---: | :---: |
| "Flag" data identifier | ("F") 4D | EA74 $4_{\mathrm{H}}$ |
| Flag byte | 0 to 127 | $\mathrm{EA75}_{\mathrm{H}}$ |
|  |  | $\mathrm{EA76}_{\mathrm{H}}$ |
| "Data word" identifier | ("D") 44 | $\mathrm{EA77}_{\mathrm{H}}$ |
| Data block | 2 to 63 | $\mathrm{EA78}_{\mathrm{H}}$ |
| Data word | 0 to 255 | $\mathrm{EA79}_{\mathrm{H}}$ |

The data identifier is in ASCII code.

## Overflow

If data packets longer than 64 bytes are received, the information is not written beyond the end of the receive mailbox. There is no overflow message. The end of the receive mailbox is flag byte 127 in the flag area or the last present data word (in the data block).

## Example:

Setting parameters in the $\mathrm{S5}-100 \mathrm{U}$ as slave 1 in function block 1
Definitions:

- "Receive" coordination byte (KBE)
- "Send" coordination byte (KBS)
- Send mailbox (SF)
- Receive mailbox (EF)
- Flag bytes FY 64 to 77 are used as buffer areas.

| STL |  |  |
| :--- | :--- | :--- |

Figure 13-2. Programming Example for Setting Parameters in FB1

### 13.2.2 Setting Parameters in DB1, for CPU 103 and Higher

Set the parameters in DB1 as follows:

1. Display the default DB1 on the programmer (Transfer function, source: PC, target: FD (PG)

- A default DB1 is integrated into the programmable controller's operating system; it contains default parameters for the data exchange via SINEC L1.

2. Look for the SINEC L1 parameter block with the block ID "SL1:" for the PG/OP/SINEC L1 port.
3. Overwrite the comment character (\#) with a space.

4. Edit the default parameters according to your requirements. Do not change the syntax.

## Example:

The S5-100U participates in the SINEC L1 network as a slave with the slave number 2.

- Send Mailbox (SF) in DB2 beginning with data word 0
- Receive Mailbox (EF) in DB2 beginning with data word 10
- Coordination Byte Send (KBS) is flag byte 0 (MBO)
- Coordination Byte Receive (KBE) is flag byte 2 (MB2)
- Programmer bus number (PGN) is 1.

Table 13-3 shows how to change default parameters for the example given above and which parameter settings are permitted.

Table 13-3. Setting Parameters for the SINEC L1 Interface

| Default DB1: <br> Block: SINEC L1 to PG/ OP/ SINEC L1 Port | Explanation | Modifications Necessary for the Example | Valid Parameters for CPU 103 and Higher |
| :---: | :---: | :---: | :---: |
| $\ldots$ |  |  |  |
| SL1: | Block ID "SINEC L1 to Interface SL1" | no modification necessary | - |
| SLN 1 | Slave number of the PLC; default to 1 | SLN 2 | $\begin{array}{\|l\|} \hline \operatorname{sLn} x \\ (x=1 \text { to } 30) \end{array}$ |
| SF DB2DW0 | Location of the Send Mailbox; default location: DB2 beginning with DW0 | SF DB2DW0 | $\begin{aligned} & \text { SF DBxDWy } \\ & (x=2 \text { to } 255 ; \\ & y=0 \text { to } 255 \text { ) or } \\ & \text { SF MBz } \\ & (z=0 \text { to } 255) \end{aligned}$ |
| ef db3dwo | Location of the Receive Mailbox; default location: DB3 beginning with DW0 | EF DB2Dw10 | $\begin{aligned} & \text { EF DBxDWy } \\ & (X=2 \text { to } 255 ; \\ & y=0 \text { to } 255) \text { or } \\ & \text { EF MBz } \\ & (z=0 \text { to } 255) \end{aligned}$ |
| KBE MB100 | Location of the Coordination Byte Receive; default location flag byte 100 (MB100) | KBE MB2 | $\begin{aligned} & \text { KBE MBx } \\ & (x=0 \text { to } 255) \\ & \text { or } \\ & \text { KBE DByDWx } \\ & (y=2 \text { to } 255 ; \\ & z=0 \text { to } 255) \end{aligned}$ |
| KBS MB101 | Location of the Coordination Byte Send; default location flag byte 101 (MB101) | KBS MB0 | $\begin{aligned} & \text { KBS MBX } \\ & (x=0 \text { to } 255) \\ & \text { or } \\ & \text { KBS DByDWz }{ }^{*} \\ & (y=2 \text { to } 255 ; \\ & z=0 \text { to } 255) \end{aligned}$ |
| PGN 1 | Programmer bus number (necessary if you want to transmit programmer functions over SINEC L1; default 1) | PGN 1 <br> no modification necessary | $\begin{aligned} & \text { PGN } x \\ & (x=1 \text { to } 30) \end{aligned}$ |

[^6]$\qquad$
5. Transfer the changed DB1 to the programmable controller. The default DB1 is overwritten.

If you now go from STOP to RUN or from Power OFF to Power ON (with a battery inserted), the programmable controller accepts the changed parameters and stores them in the system data area.

### 13.3 Coordinating Data Exchange in the Control Program

After you set the parameters, the control program for data exchange has to be created. The control program relies on the coordination information that the operating system makes available in the coordination bytes (see Figure 13-3).

Sender (source)


Receive (destination)


Figure 13-3. Data Exchange between Sender and Receiver (Principle)
In the following paragraphs, you will learn how to control the sending and receiving of data after you have set the parameters in DB1.

There is an example in section 13.3.3 of how you must program the data exchange in a function block.

### 13.3.1 Sending Data

The prerequisites for sending data are as follows:

- The parameters are set in DB1 for the location of the Send Mailbox (see section 13.2.2).
- The data to be sent, additional information (length of the send data "net data"), and destination slave number are then transferred to the Send Mailbox.

Figure 13-4 shows which information has to be stored in what part of the Send Mailbox.

## Example:

Send Mailbox in the flag area (beginning with flag byte 1)

## Example:

Send Mailbox in the data block (beginning with data word DW1)

| Flag byte 1 | Length of the "net data" <br> (0 to 64 bytes) |
| :--- | :--- |
| Flag byte 2 | Numb. of the dest. slave* |
| Flag byte 3 | Nata ("net data") <br> maximum of 64 bytes |
| Flag byte 66 |  |
|  |  |

DL
DR

| DW1 | Length of the "net <br> data" | Number of the <br> destination slave* |
| :--- | :--- | :--- |
| DW2 | 1st data byte | 2nd data byte |
|  |  |  |
| DW33 |  |  |
|  | 63rd data byte | 64th data byte |
|  |  |  |

* Number of the receiver: $\begin{aligned} 0 & =\text { Master } \\ 1 \text { to } 30 & =\text { Slaves } \\ 31 & =\text { Broadcast }\end{aligned}$

Figure 13-4. Structure of the Send Mailbox

## Structure of the Coordination Byte Send (KBS)

Figure 13-5 shows the structure of the Coordination Byte Send (KBS).


Figure 13-5. Structure of the Coordination Byte Send (KBS)
$\qquad$

The control program for sending data should be structured as follows:

1. Check bit 7 in the KBS to see if data is currently being sent.

- If the programmable controller is sending data, bit 7 is set. During this phase, the Send Mailbox can not be modified and no transmission can be started.

2. When bit 7 in the KBS has been reset, you can start the transmission by setting bit 7 .
3. When bit 7 has been reset by the operating system after data has been sent, you can evaluate possible errors.

You achieve the following by setting bit 4 in the KBS (express transmission):

- The sending programmable controller treats this message preferentially (possibly by overwriting a telegram not yet sent).
- The receiver treats the message as an express transmission.

In case of an error, the operating system sets bit 0 of the KBS. The error message is not valid until bit 7 has been reset in the KBS.

### 13.3.2 Receiving Data

The prerequisites for receiving data are as follows:
The parameters for the location of the Receive Mailbox and the Coordination Byte Receive (KBE) (see section 13.2.2) have been set in DB1. Figure 13-6 shows you which information has to be stored in what part of the Receive Mailbox.

## Example:

Receive Mailbox in the flag area (beginning with flag byte 1)

| Flag Byte 1 |  | DW1 | DL | DR |
| :---: | :---: | :---: | :---: | :---: |
|  | Length of "net data" (in bytes) |  | Length of the "net data" | Source slave number * |
| Flag Byte 2 | Source slave number* | DW2 | 1st data byte | 2nd data byte |
|  |  | DW3 | 3rd data byte | 4th data byte |
| Flag Byte 3 | Data ("net data") |  |  |  |

## Example:

Receive Mailbox in a data block (beginning with data word 1)

* Number of the sender: $0=$ Master

1 to $30=$ Slave
Figure 13-6. Structure of the Receive Mailbox

## Structure of the Coordination Byte Receive (KBE)

Figure 13-7 shows the structure for receiving data (KBE).


Figure 13-7. Structure of the Coordination Byte Receive (KBE)

## Structure of the Control Program for Receiving Data:

1. Check bit 7 of the KBE to see if it is possible to read the data from the Receive Mailbox. Bit 7 must be set to " 0 " so that the Receive Mailbox can be read.
2. In addition, you can scan through the KBE for the following errors and operating conditions:

- At least one slave has failed.
- The bus is in RUN (STOP) mode.
- The received data pack comes as an express transmission.


## Special Features

If you have reserved too little memory for the Receive Mailbox, the available memory area is filled up completely (flag area FY0 to FY255, DW0 to DW255). Therefore, the remaining receive data cannot be stored. In this case, the programmable controller does not generate an overflow message.

You can find sample programs for sending and receiving data in the SINEC L1 manual (in the chapter on "Programming").

### 13.3.3 Programming the Messages in a Function Block

The control program must execute the following tasks:

- Enable the send and receive mailboxes and process the data contained in them.
- Manage the coordination bytes (e.g. send request, error evaluation).


## Example:

Data traffic with the master as slave 1
Definitions:

- Slave 1 receives three bytes from Master 0 .
- The information is stored in the process output image table (QB0, QB1, QB2).
- Slave 1 sends three bytes (IB0, IB1, IB2) to the master.
- Parameters are set in FB1 as shown in Figure 13-2.

Programming the individual blocks:


Figure 13-8. Organization of Program Execution


Figure 13-9. Programming "Message Processing" in FB2

## 14 Module Spectrum

14.1 General Technical Specifications ..... $14-3$
14.2 Power Supply Modules ..... 14-4
14.3 Central Processing Units ..... $14-7$
14.4 Bus Units ..... $14-10$
14.5 Interface Modules ..... 14-14
14.6 Digital Modules ..... 14-16
14.6.1 Digital Input Modules ..... 14-16
14.6.2 Digital Output Modules ..... 14-26
14.6.3 Digital Input/Output Modules ..... 14-36
14.7 Analog Modules ..... 14-38
14.7.1 Analog Input Modules ..... 14-38
14.7.2 Analog Output Modules ..... 14-56

## 14 Module Spectrum

The following section describes the standards and test values the S5-100U meets and fulfills and the test criteria with which the S5-100U has been tested.

## UL/CSA approvals

The following approvals exist for the S5-100U:
UL Recognition Mark
Underwriters Laboratories (UL) in accordance with Standard UL 508, File E 116536
CSA Certification Mark
Canadian Standard Association (CSA) in accordance with Standard C 22.2 No. 142, File LR 48323

## CE marking

Our products meet the requirements and protection objectives of the following EC Directives and comply with the harmonized European standards (EN) published in the Official Gazettes of the European Communities with regard to programmable controllers:

- 89/336/EC "Electromagnetic Compatibility" (EMC Directive)
- 73/23/EC "Electrical Equipment Designed for Use between Certain Voltage Limits"
(Low-Voltage Directive)

The EC declarations of conformity are held at the disposal of the competent authorities at the address below:

Siemens Aktiengesellschaft
Bereich Automatisierungstechnik
AUT E 14
Postfach 1963
D-92209 Amberg
Federal Republic of Germany

## Area of Application

SIMATIC products have been designed for use in industrial environments.
With indiivdual approval, SIMATIC products can also be used in residential environments (residential, commercial and light industry).
You must acquire the individual approval from the respective national authority or testing board.

| Area of Application | Requirements in respect of |  |
| :---: | :---: | :---: |
|  | Emitted interference | Immunity |
| Industry | EN 50081-2 : 1993 | EN 50082-2 : 1995 |
| Residential | Individual approval | EN 50082-1:1992 |

## Oberserving the Installation Guidelines

S5 modules meet the requirements, if installed and operated in accordance with the Installation Guidelines (see chapter 3).

## Notes for the machine manufacturer

The SIMATIC automation system is not a machine in the sense of the EC Directives Machines. Therefore a declaration of conformity with regard to the EC Directive Machines 89/392/EC does not exist for SIMATIC.

The EC Directive Machines 89/392/EC regulates the requirements on a machine. A machine in this sense is a group of interconnected parts or devices (see also EN 292-1, para. 3.1).

The SIMATIC is part of the electrical equipment of a machine and must therefore be included in the declaration of conformity procedure by the machine manufacturer.

The standard EN 60204-1 (safety of machines, general requirements for the electrical equipment of machines) applies for the electrical equipment of machines.

The following table is intended to help you with the declaration of conformity and shows which criteria apply to SIMATIC in accordance with EN 60204-1 (June 1993).

| EN 60204-1 | Topic/criterion | Remarks |
| :--- | :--- | :--- |
| Para. 4 | General requirements | Requirements are fulfilled if the devices <br> are assembled/installed in accordance <br> with the Installation Guidelines. <br> Please also observe the section on CE <br> marking. |
| Para. 11.2 | Digital input/output interfaces | Requirements are fulfilled |
| Para. 12.3 | Programmable equipment | Requirements are fulfilled if the devices <br> are installed in lockable cabinets to <br> protect them from memory modifications <br> through unauthorized persons. |
| Para. 20.4 | Voltage tests | Requirements are fulfilled |

### 14.1 General Technical Specifications



* Appropriate measures must be taken to avoid vibration, shock and repetitive shock.
$\qquad$


### 14.2 Power Supply Modules

Power Supply Module PS 930 115/230 V AC; 24 V DC/1 A
(6ES5 930-8MD11)


$\qquad$


### 14.3 Central Processing Units (CPUs)

CPU 100
(6ES5 100-8MA02)

$\qquad$

$\qquad$

$\qquad$

### 14.4 Bus Units

Bus Unit (SIGUT Screw-type Terminals)
(6ES5 700-8MA11)




Bus Unit with Interrupt Capability
(6ES5 700-8MB21)

$\qquad$

### 14.5 Interface Modules

IM 315 Interface Module
(6ES5 315-8MA11)



## Technical specifications

Current supply to the
expansion unit max. 2.5 A

Number of interface
modules per PLC max. 4
Cable connectors for the IM 316

| - Cable connector |  |
| :--- | :--- |
| ( $0.5 \mathrm{~m} / 1.6 \mathrm{ft})$. |  |
| - Cable connector |  |
| (2.5 m/8.2 ft.) | 6ES5 712-8AF00 |
| - Cable connector |  |
| ( $5.0 \mathrm{~m} / 16.4 \mathrm{ft}$.) <br> - Cable connector <br> $(10 \mathrm{~m} / 33 \mathrm{ft})$. | $6 \mathrm{ES5} 712-8 \mathrm{BC50}$ |

Cable insulation in ducts permissible


$\qquad$

### 14.6 Digital Modules

### 14.6.1 Digital Input Modules

Digital Input Module $4 \times 24$ V DC
(6ES5 420-8MA11)


Technical specifications

| Number of inputs |  | 4 |
| :---: | :---: | :---: |
| Galvanic isolation |  | no |
| - in groups of |  | 4 |
| Input voltage L+ |  |  |
| - rated value |  | 24 V DC |
| - "0" signal |  | 0 to 5 V |
| - "1" signal |  | 13 to 33 V |
| Input current at "1" |  |  |
| Inherent delay |  |  |
| - from "0" to "1" | typ. | 2.5 ms |
| - from "1" to "0" | typ. | 5 ms |
| Length of cable |  |  |
| - unshielded | max. | 100 m (330 ft.) |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage * |  |  |
| (+9 V to $\stackrel{\perp}{=}$ ) |  | 12 V AC |
| - insulation group |  | $1 \times \mathrm{B}$ |
| Fault LED (red) |  | no input |
|  |  | voltage L+ |

Permissible ambient
temperature of module

| - horizontal arrangement | 0 to $60^{\circ} \mathrm{C}$ |
| :--- | :--- |
|  | $\left(32\right.$ to $\left.140{ }^{\circ} \mathrm{F}\right)$ |
| - vertical arrangement | 0 to $40^{\circ} \mathrm{C}$ |
|  | $\left(32\right.$ to $\left.100^{\circ} \mathrm{F}\right)$ |

Connection of 2-wire
BERO proximity switches possible

- residual current

Current consumption

- from +9 V (CPU) typ. 16 mA

Power loss of the
module
Weight approx. 205 g (7.2 oz.)

* Relevant only for isolated assembly in the ET 100/200U

$\qquad$


$\qquad$


Technical specifications



Technical specifications

| Number of inputs |  | 4 yes (optocoupler) |
| :---: | :---: | :---: |
| Galvanic isolation |  |  |
| - in groups of |  |  |
| Input voltage L1 |  |  |
| - rated value |  | 230 V AC |
| - "0" signal |  | 0 to 70 V |
| - "1" signal |  | 170 to 264 V |
| - frequency |  | 47 to 63 Hz |
| Input current at "1" |  |  |
| signal | typ. | 16 mA at 230 V |
| Inherent delay |  |  |
| - from "0" to "1" | typ. | 10 ms |
| - from "1" to "0" | typ. | 20 ms |
| Length of cable |  |  |
| - unshielded | max. | 100 m (330 ft.) |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage |  |  |
| (+9 V to L1) |  | 250 V AC |
| - insulation group |  | $2 \times \mathrm{B}$ |
| - tested with |  | 1500 V AC |
| Rated insulation voltage |  |  |
| (+9 V to $\stackrel{\text { r }}{ }$ ) |  | 12 V AC |
| - insulation group |  | $1 \times \mathrm{B}$ |
| - tested with |  | 500 V AC |
| Permissible ambient temperature of module |  |  |
| - horizontal arrangement |  | $\begin{aligned} & 0 \text { to } 60^{\circ} \mathrm{C} \\ & \left(32 \text { to } 140^{\circ} \mathrm{F}\right) \end{aligned}$ |
| - vertical arrangement |  | $\begin{aligned} & 0 \text { to } 40^{\circ} \mathrm{C} \\ & \left(32 \text { to } 104^{\circ} \mathrm{F}\right) \end{aligned}$ |
| Connection of 2-wire |  |  |
| BERO proximity switches |  | possible 5 mA |
| Current consumption - from +9 V (CPU) | typ. | 16 mA |
| Power loss of the module | typ | 2.5 W |
|  |  |  |
| Weight | approx. | 210 g (7.4 oz.) |

$\qquad$


$\qquad$

$\qquad$


### 14.6.2 Digital Output Modules

Digital Output Module $4 \times 24$ V DC/0.5 A
(6ES5 440-8MA12)






Digital Output Module $8 \times 24$ V DC/1 A
(6ES5 451-8MA11)



## Technical specifications

| Number of outputs Galvanic isolation - in groups of |  | $\begin{aligned} & 8 \\ & \text { yes (optocoupler) } \\ & 8 \end{aligned}$ |
| :---: | :---: | :---: |
| Load voltage L1 <br> - rated value <br> - frequency <br> - permissible range | max. | $\begin{aligned} & 115 \text { to } 230 \mathrm{~V} \mathrm{AC} \\ & 47 \text { to } 63 \mathrm{~Hz} \\ & 85 \text { to } 264 \mathrm{~V} \end{aligned}$ |
| Output current for <br> "1" signal <br> - rated value <br> - permissible range <br> - lamp load | max. | 0.5 A <br> 50 mA to 0.5 A <br> 25/50 W |
| Contact current closing rating: |  | determined by the size of the fuse |
| Residual current at "0" signal | max. | 3/5 mA |
| Output voltage <br> - at "1" signal | max. | L1 (-7 V) |
| Signal Status Display (green LEDs) |  | only with load connected |
| Short-circuit protection |  | fuse <br> (10 A extra fast) <br> (Wickmann No. <br> 19231, or <br> 6ES5 980-3BC41 |
| Switching frequency | max. | 10 Hz |
| Permissible current of all outputs |  | 4 A |
| Driving of digital input |  | possible |
| Paralleling of outputs |  | not possible |
| Permissible ambient temperature of module |  |  |
| - horizontal arrangement <br> - vertical arrangement |  | $\begin{aligned} & 0 \text { to } 60^{\circ} \mathrm{C} \\ & \left(32 \text { to } 140^{\circ} \mathrm{F}\right) \\ & 0 \text { to } 40^{\circ} \mathrm{C} \\ & \text { (32 to } \left.104{ }^{\circ} \mathrm{F}\right) \end{aligned}$ |
| Length of cable <br> - unshielded | max. | 100 m (330 ft.) |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage (+9 V to L1) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 250 \mathrm{~V} \text { AC } \\ & 2 \times \mathrm{B} \\ & 1500 \mathrm{VAC} \end{aligned}$ |
| Rated insulation voltage ( +9 V to $\stackrel{\perp}{\underset{=}{)} \text { ) }) ~}$ <br> - insulation group <br> - tested with |  | $\begin{aligned} & 12 \mathrm{~V} \mathrm{AC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{VAC} \end{aligned}$ |
| Current consumption <br> - from +9 V (CPU) | typ. | 25 mA |
| Power loss of the module | typ. | 3.5 W |
| Weight | approx. | 270 g (9 oz.) |



## Technical specifications



Relay Output Module $8 \times 30 \mathrm{~V}$ DC/230 V AC
(6ES5 451-8MR12)
Crimp Snap-in Connector, 40-pin
(6ES5 490-8MA13/-8MA03)
Screw Plug Connector, 20-pin
(6ES5 490-8MB21)
Screw Plug Connector, 40-pin
(6ES5 490-8MB11)



### 14.6.3 Digital Input/Output Modules

Digital Input/Output Module with LED Display
(6ES5 482-8MA13)
Crimp Snap-in Connector, 40-pin
Screw Plug Connector, 40-pin


$\qquad$

### 14.7 Analog Modules

### 14.7.1 Analog Input Modules

## Analog Input Module $4 \mathrm{x} \pm 50 \mathrm{mV}$

(6ES5 464-8MA11)






| Technical specifications |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input ranges (rated values) |  | $\pm 1 \mathrm{~V}$ | Noise suppression for $\mathrm{f}=\mathrm{nx}$ <br> ( $50 / 60 \mathrm{~Hz} \pm 1 \%$ ); |  |  |
| Number of inputs |  | 1,2 or 4 (selectable) | - common-mode rejection ( $\mathrm{V}_{\mathrm{pp}}=1 \mathrm{~V}$ ) | min. | 86 dB |
| Galvanic isolation |  | yes (inputs to grounding point; not between inputs) | - series-mode rejection (peak value of noise $<$ rated value of input range) | min. | 40 dB |
| Input resistance |  | 10 M | Basic error limits |  | $\pm 0.1$ \% |
| Connection method of sensors |  | two-wire connection | Operational error limits ( 0 to $60^{\circ} \mathrm{C}$ ) (32 to $140{ }^{\circ} \mathrm{F}$ ) |  | $\pm 0.35$ \% |
| Digital representation of input signal |  | $\begin{aligned} & 12 \text { bits+sign } \\ & \text { (2048 units } \\ & =\text { rated value) } \end{aligned}$ | Single errors <br> - linearity <br> - tolerance <br> - polarity reversal error |  | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.05 \% \\ & \pm 0.05 \% \end{aligned}$ |
| Measured value representation |  | two's complement (left-justified) | Temperature error <br> - final value |  |  |
| Measuring principle |  | integrating |  |  | $\begin{aligned} & \pm 0.01 \% / K \\ & \pm 0.002 \% / K \end{aligned}$ |
| Conversion principle |  | voltage-time conversion (dual slope) | Length of cable <br> - shielded | max. | 200 m (660 ft.) |
| Integration time (adjustable for optimum noise suppression) |  | 20 ms at 50 Hz | Supply voltage L+ <br> Connection of compensating box |  | none |
|  |  | 16.6 ms at 60 Hz |  |  | not possible |
| Encoding time per input |  |  | Insulation rating |  | VDE 0160 |
| - for 2048 units <br> - for 4095 units | max. max. $\max _{\max .}$ | 60 ms at 50 Hz <br> 50 ms at 60 Hz <br> 80 ms at 50 Hz <br> 66.6 ms at 60 Hz | Rated insulation voltage ( +9 V to $\stackrel{\perp}{=}$ ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 12 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| Permissible voltage difference <br> - between inputs <br> - between inputs and central ground point | max. max. | $\pm 1 \mathrm{~V}$ 75 V DC/60 V AC | Rated insulation voltage (inputs to +9 V ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 60 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{VAC} \end{aligned}$ |
| Permissible input voltage (destruction limit) |  |  | Current consumption <br> - from +9 V (CPU) | typ. | 70 mA |
|  | max. | 24 V DC | Power loss of the module |  | 0.7 W |
| - range exceeded <br> - sensor wire break <br> - general indication of wire break |  | yes (more than 4095 units) yes (selectable) <br> red LED | Weight | approx. | 230 g (8 oz.) |



| Technical specifications |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input ranges (rated values) |  | $\pm 10 \mathrm{~V}$ | Noise suppression for $\mathrm{f}=\mathrm{nx}$ <br> ( $50 / 60 \mathrm{~Hz}+1 \%$ ); |  |  |
|  |  |  |  |  |  |
| Number of inputs |  | (selectable) | $\mathrm{n}=1,2, \ldots$ <br> - common-mode <br> rejection ( $\mathrm{V}_{\mathrm{pp}}=1 \mathrm{~V}$ ) | min. | 86 dB |
| Galvanic isolation |  | yes (inputs to grounding point; not between inputs) | - series-mode rejection (peak value of noise < rated value of | min. | 40 dB |
| Input resistance |  | 50 k | input range) |  |  |
| Connection method |  | two-wire | Basic error limits |  | $\pm 0.2$ \% |
| of sensors |  | connection | Operational error limits |  | $\pm 0.45$ \% |
| Digital representation of input signal |  | 12 bits+sign (2048 units =rated value) | $\begin{aligned} & \left(0 \text { to } 60^{\circ} \mathrm{C}\right) \\ & \left(32 \text { to } 140^{\circ} \mathrm{F}\right) \end{aligned}$ |  |  |
| Measured value representation |  | two's complement (left-justified) | Single errors <br> - linearity <br> - tolerance <br> - polarity reversal error |  | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.05 \% \\ & \pm 0.05 \% \end{aligned}$ |
| Measuring principle |  | integrating | Temperature error |  |  |
| Conversion principle |  | voltage-time conversion (dual slope) | - final value <br> - zero point |  | $\begin{aligned} & \pm 0.01 \% / K \\ & \pm 0.002 \% / K \end{aligned}$ |
| Integration time (adjustable for optimum noise suppression) |  | 20 ms at 50 Hz <br> 16.6 ms at 60 Hz | Length of cable <br> - shielded <br> Supply voltage L+ | max. | $200 \text { m ( } 660 \mathrm{ft} .)$ <br> none |
| Encoding time per input |  |  | Connection of compensating box |  | not possible |
| - for 2048 units | max. max. | 60 ms at 50 Hz <br> 50 ms at 60 Hz | Insulation rating |  | VDE 0160 |
| - for 4095 units | max. max. | $\begin{aligned} & 80 \mathrm{~ms} \text { at } 50 \mathrm{~Hz} \\ & 66.6 \mathrm{~ms} \text { at } 60 \mathrm{~Hz} \end{aligned}$ | Rated insulation voltage (+9 V to $\perp$ ) |  | 12 V AC |
| Permissible voltage difference |  |  | - insulation group <br> - tested with |  | $\begin{aligned} & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| - between inputs <br> - between inputs and central ground point | max. <br> max. | $\pm 1 \mathrm{~V}$ 75 V DC/60 V AC | Rated insulation voltage (inputs to +9 V ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 60 \mathrm{~V} A C \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| Permissible input voltage (destruction limit) | max. | 50 V DC | Current consumption <br> - from +9 V (CPU) | typ. | 70 mA |
| Fault indication for <br> - range exceeded <br> - sensor wire break <br> - general indication of wire break |  | yes (more than 4095 units) <br> no <br> no | Power loss of the module <br> Weight | typ. <br> approx. | $\begin{aligned} & 0.7 \mathrm{~W} \\ & 230 \mathrm{~g}(8 \mathrm{oz} .) \end{aligned}$ |



## Technical specifications

| Input ranges (rated values) |  | $\pm 20 \mathrm{~mA}$ |
| :---: | :---: | :---: |
| Number of inputs |  | 1, 2 or 4 (selectable) |
| Galvanic isolation |  | yes (inputs to grounding point; not between inputs) |
| Input resistance |  | 25 |
| Connection method of sensors |  | two-wire connection |
| Digital representation of input signal |  | $\begin{aligned} & 12 \text { bits+sign } \\ & \text { (2048 units } \\ & =\text { rated value) } \end{aligned}$ |
| Measured value representation |  | two's complement (left-justified) |
| Measuring principle |  | integrating |
| Conversion principle |  | voltage-time conversion (dual slope) |
| Integration time (adjustable for optimum noise suppression) |  | $\begin{aligned} & 20 \mathrm{~ms} \text { at } 50 \mathrm{~Hz} \\ & 16.6 \mathrm{~ms} \text { at } 60 \mathrm{~Hz} \end{aligned}$ |
| Encoding time per input - for 2048 units | max. |  |
| - for 4095 units | max. <br> $\max$. <br> max. | 50 ms at 60 Hz 80 ms at 50 Hz 66.6 ms at 60 Hz |
| Permissible voltage <br> difference <br> - between inputs <br> - between inputs and central ground point | max. <br> max. | $\pm 1 \mathrm{~V}$ 75 V DC/60 V AC |
| Permissible input voltage (destruction limit) | max. | 80 mA |
| Fault indication for - range exceeded |  | yes (more than 4095 units) |
| - sensor wire break <br> - general indication of wi break |  | no |


| Noise suppression for $\mathrm{f}=\mathrm{nx}$ <br> (50/60 Hz $\pm 1 \%$ ); <br> $\mathrm{n}=1,2, \ldots$ <br> - common-mode <br> rejection ( $\mathrm{V}_{\mathrm{pp}}=1 \mathrm{~V}$ ) <br> - series-mode rejection (peak value of noise <rated value of input range) | min. min. | $\begin{aligned} & 86 \mathrm{~dB} \\ & 40 \mathrm{~dB} \end{aligned}$ |
| :---: | :---: | :---: |
| Basic error limits |  | $\pm 0.2$ \% |
| Operational error limits ( 0 to $60^{\circ} \mathrm{C}$ ) <br> (32 to $140{ }^{\circ} \mathrm{F}$ ) |  | $\pm 0.45$ \% |
| Single errors <br> - linearity <br> - tolerance <br> - polarity reversal error |  | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.05 \% \\ & \pm 0.05 \% \end{aligned}$ |
| Temperature error <br> - final value <br> - zero point |  | $\begin{aligned} & \pm 0.01 \% / K \\ & \pm 0.002 \% / K \end{aligned}$ |
| Length of cable <br> - shielded | max. | 200 m (660 ft.) |
| Supply voltage L+ |  | none |
| Connection of compensating box |  | not possible |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage (+9 V to $\xlongequal{\perp}$ ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 12 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| Rated insulation voltage (inputs to +9 V ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 60 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 50 \mathrm{VAC} \end{aligned}$ |
| Current consumption <br> - from +9 V (CPU) | typ. | 70 mA |
| Power loss of the module | typ. | 0.7 W |
| Weight | approx. | 230 g (8 oz.) |



## Technical specifications

| Input ranges (rated values) |  | 4 to 20 mA |
| :---: | :---: | :---: |
| Number of inputs |  | 1, 2 or 4 (selectable) |
| Galvanic isolation |  | yes (inputs to grounding point; not between inputs) |
| Input resistance |  | 31.25 |
| Connection method of sensors |  | two-wire connection for 2/4 wire transducers |
| Digital representation of input signal |  | $\begin{aligned} & 12 \text { bits+sign } \\ & \text { (2048 units } \\ & =\text { rated value) } \end{aligned}$ |
| Measured value representation |  | two's complement (left-justified) |
| Measuring principle |  | integrating |
| Conversion principle |  | voltage-time conversion (dual slope) |
| Integration time (adjustable for optimum noise suppression) |  | $\begin{aligned} & 20 \mathrm{~ms} \text { at } 50 \mathrm{~Hz} \\ & 16.6 \mathrm{~ms} \text { at } 60 \mathrm{~Hz} \end{aligned}$ |
| Encoding time per input - for 2048 units <br> - for 4095 units | max. <br> max. <br> max. <br> max. | 60 ms at 50 Hz 50 ms at 60 Hz 80 ms at 50 Hz 66.6 ms at 60 Hz |
| Permissible voltage difference <br> - between inputs <br> - between inputs and central ground point | max. <br> max. | $\begin{aligned} & \pm 1 \mathrm{~V} \\ & 75 \mathrm{~V} \text { DC/60 V AC } \end{aligned}$ |
| Permissible input voltage (destruction limit) | max. | 80 mA |
| Fault indication for <br> - range exceeded <br> - sensor wire break <br> - general indication of wi break |  | yes (more than 4095 units) <br> no <br> no |


| Noise suppression for $\mathrm{f}=\mathrm{nx}$ ( $50 / 60 \mathrm{~Hz} \pm 1 \%$ ); $\mathrm{n}=1,2$, |  |  |
| :---: | :---: | :---: |
| - common-mode <br> rejection ( $\mathrm{V}_{\mathrm{pp}}=1 \mathrm{~V}$ ) | min. | 86 dB |
| series-mode rejection (peak value of noise <rated value of input range) | min. | 40 dB |
| Basic error limits |  | $\pm 0.15$ \% |
| Operational error limits ( 0 to $60^{\circ} \mathrm{C}$ ) <br> (32 to $140{ }^{\circ} \mathrm{F}$ ) |  | $\pm 0.4$ \% |
| Single errors <br> - linearity <br> - tolerance |  | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.05 \% \end{aligned}$ |
| Temperature error <br> - final value <br> - zero point |  | $\begin{aligned} & \pm 0.01 \% / K / K \\ & \pm 0.002 \% / K \end{aligned}$ |
| Length of cable <br> - shielded | max. | 200 m (660 ft.) |
| Supply voltage L+ for 2-wire transducers |  |  |
| - rated value |  | 24 V DC |
| - ripple $\mathrm{V}_{\mathrm{pp}}$ |  |  |
| Connection of compensating box |  | not possible |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage (+9 V to $\quad \underset{=}{\text { ) }}$ <br> - insulation group <br> - tested with |  | $\begin{aligned} & 12 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{VAC} \end{aligned}$ |
| Rated insulation voltage <br> (inputs to +9 V ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 60 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| Current consumption <br> - from +9 V (CPU) <br> - from L+ | typ. typ. | $\begin{aligned} & 70 \mathrm{~mA} \\ & 80 \mathrm{~mA} \end{aligned}$ |
| Power loss of the module |  |  |
| - for 2-wire transducers <br> - for 4 -wire transducers | typ. typ. | $\begin{aligned} & 1.0 \mathrm{~W} \\ & 0.7 \mathrm{~W} \end{aligned}$ |
| Weight | approx | 230 g (8 oz.) |








### 14.7.2 Analog Output Modules

Analog Output Module $2 \mathrm{x} \pm 10 \mathrm{~V}$
(6ES5 470-8MA12)


Legend:
QV: Analog output "voltage"

| Technical specifications |  |  |
| :---: | :---: | :---: |
| Output range (rated values) |  | $\pm 10 \mathrm{~V}$ |
| Number of outputs |  | 2 |
| Galvanic isolation |  | yes (outputs to grounding point and between outputs) |
| Input resistance | min. | 3.3 k |
| Connection method |  | two or four-wire connection |
| Digital representation of output signal |  | 11 bits + sign ( 1024 units $=$ rated value) |
| Measured value representation |  | two's complement (left-justified) |
| Conversion time (0 to 100\%) | max. | 0.15 ms |
| Permissible overload |  | 25\% |
| Short-circuit protection |  | yes |
| Short-circuit current |  | $\pm 30 \mathrm{~mA}$ |
| Permissible voltage difference to ground and between outputs | max. | 75 V DC/60 V AC |
| Basic error limits |  | $\pm 0.3 \%$ |
| Operational error limits (0 to $60^{\circ} \mathrm{C}$ ) <br> ( 32 to $140{ }^{\circ} \mathrm{F}$ ) |  | $\pm 0.6 \%$ |
| Single errors <br> - linearity <br> - polarity reversal error <br> - temperature error |  | $\begin{aligned} & \pm 0.2 \% \\ & \pm 0.1 \% \\ & \pm 0.01 \% / \mathrm{K} \end{aligned}$ |
| Length of cable - shielded | max. | 200 m (660 ft.) |
| Supply voltage L+ (peripheral) <br> - rated value <br> - ripple $V_{\text {PP }}$ <br> - permissible range (ripple included) |  | $\begin{aligned} & 24 \mathrm{~V} \text { DC } \\ & 3.6 \mathrm{~V} \\ & 20 \text { to } 30 \mathrm{~V} \end{aligned}$ |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage ( +9 V to $\stackrel{\perp}{=}$ ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 12 \mathrm{~V} \mathrm{AC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| Rated insulation voltage (Output to L +, between outputs, output to +9 V ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 60 \vee \mathrm{AC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \text { AC } \end{aligned}$ |
| Current consumption - from + 9 V (CPU) <br> - from L + | $\begin{aligned} & \text { typ. } \\ & \text { typ. } \end{aligned}$ | $\begin{aligned} & 120 \mathrm{~mA} \\ & 100 \mathrm{~mA} \end{aligned}$ |
| Power loss of the module | typ. | 3.1 W |
| Weight | approx. | $220 \mathrm{~g} \mathrm{(8} \mathrm{oz)}$. |



Technical specifications

| Output range (rated values) |  | $\pm 20 \mathrm{~mA}$ |
| :---: | :---: | :---: |
| Number of outputs |  | 2 |
| Galvanic isolation |  | yes (outputs to grounding point and between outputs) |
| Input resistance | max. | 300 |
| Connection method |  | two-wire connection |
| Digital representation of output signal |  | $\begin{aligned} & 11 \text { bits + sign } \\ & \text { (1024 units =rated } \\ & \text { value) } \end{aligned}$ |
| Measured value representation |  | two's complement (left-justified) |
| Conversion time (0 to 100\%) | max. | 0.15 ms |
| Permissible overload |  | 25\% |
| Short-circuit protection |  | yes |
| Leerlaufspannung |  | $\pm 12 \mathrm{~V}$ |
| Permissible voltage difference to central ground point and between outputs | max. | 75 V DC/60 V AC |
| Basic error limits |  | $\pm 0.3 \%$ |
| Operating error limits (0 to $60^{\circ} \mathrm{C}$ ) <br> (32 to $140{ }^{\circ} \mathrm{F}$ ) |  | $\pm 0.6 \%$ |
| Single errors <br> - linearity <br> - polarity reversal error <br> - temperature error |  | $\begin{aligned} & \pm 0.2 \% \\ & \pm 0.1 \% \\ & \pm 0.01 \% / \mathrm{K} \end{aligned}$ |
| Length of cable <br> - shielded | max. | 200 m (660 ft.) |
| Supply voltage L+ <br> - rated value <br> - ripple $V_{\text {Pp }}$ <br> - permissible range (ripple included) |  | $\begin{aligned} & 24 \mathrm{~V} \mathrm{DC} \\ & 3.6 \mathrm{~V} \\ & 20 \text { to } 30 \mathrm{~V} \end{aligned}$ |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage (+9 V to $\stackrel{\perp}{\perp}$ ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 12 \mathrm{VAC} \\ & 1 \mathrm{xB} \\ & 500 \mathrm{VAC} \end{aligned}$ |
| Rated insulation voltage (output to L+, between <br> outputs, output to +9 V ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 60 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 50 \mathrm{VAC} \end{aligned}$ |
| Current consumption <br> - from + 9 V (CPU) <br> - from L + | $\begin{aligned} & \text { typ. } \\ & \text { typ. } \end{aligned}$ | $\begin{aligned} & 120 \mathrm{~mA} \\ & 130 \mathrm{~mA} \end{aligned}$ |
| Power loss of the module | typ. | 3.8 W |
| Weight | approx. | 220 g (8 oz.) |

## Legend:

QI: Analog output "current"
QI: Analog output "current"

## Technical specifications

| Output range (rated value) |  | 4 to 20 mA |
| :---: | :---: | :---: |
| Number of outputs |  | 2 |
| Galvanic isolation |  | yes (outputs to grounding point and between outputs) |
| Load resistance | max. | 300 |
| Connection method |  | two-wire connection |
| Digital representation of output signal |  | $\begin{aligned} & 11 \text { bits + sign } \\ & \text { (1024 units = rated } \\ & \text { value) } \end{aligned}$ |
| Measured value representation |  | two's complement (left-justified) |
| Conversion time (0 to 100\%) | max. | 0.15 ms |
| Permissible overload |  | 25\% |
| Short-circuit protection |  | yes |
| Leerlaufspannung |  | $\pm 12 \mathrm{~V}$ |
| Permissible voltage difference to central ground point and between outputs | max. | 75 V DC/60 V AC |
| Basic error limits |  | $\pm 0.2 \%$ |
| Operating error limits (0 to $60^{\circ} \mathrm{C}$ ) <br> (32 to $140{ }^{\circ} \mathrm{F}$ ) |  | $\pm 0.6 \%$ |
| Single errors <br> - linearity <br> - temperature error |  | $\begin{aligned} & \pm 0.2 \% \\ & \pm 0.01 \% / K \end{aligned}$ |
| Length of cable <br> - shielded | max. | 200 m ( 660 ft .) |
| Supply voltage L+ <br> - rated value <br> - ripple $\mathrm{V}_{\mathrm{PP}}$ <br> - permissible range (ripple included) |  | $\begin{aligned} & 24 \mathrm{~V} \text { DC } \\ & 3.6 \mathrm{~V} \\ & 20 \text { to } 30 \mathrm{~V} \end{aligned}$ |
| Insulation rating |  | VDE 0160 |
| Rated insulation voltage (+9 V to $\perp$ ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 12 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| Rated insulation voltage (outputs to L+, between outputs, output to +9 V ) <br> - insulation group <br> - tested with |  | $\begin{aligned} & 60 \mathrm{VAC} \\ & 1 \times \mathrm{B} \\ & 500 \mathrm{~V} \mathrm{AC} \end{aligned}$ |
| Current consumption <br> - from +9 V (CPU) <br> - from L+ | $\begin{aligned} & \text { typ. } \\ & \text { typ. } \end{aligned}$ | $\begin{aligned} & 120 \mathrm{~mA} \\ & 130 \mathrm{~mA} \end{aligned}$ |
| Power loss of the module | typ. | 3.8 W |
| Weight | approx. | 220 g (8 oz.) |

Legend:

| 15 | Function Modules |  |  |
| :---: | :---: | :---: | :---: |
|  | 15.1 | Comparator Module $2 \times 1$ to $20 \mathrm{~mA} / 0.5$ to 10 V | 15-1 |
|  | 15.2 | Timer Module $2 \times 0.3$ to 300 s | 15-4 |
|  | 15.3 | Simulator Module | 15-7 |
|  | 15.4 | Diagnostic Module | 15-9 |
|  | 15.5 | Counter Module $2 \times 0$ to 500 Hz | 15-12 |
|  | 15.6 | Counter Module $25 / 500 \mathrm{kHz}$ | 15-17 |
|  | 15.6.1 | Installation Guidelines | 15-20 |
|  | 15.6.2 | Data Transfer | 15-25 |
|  | 15.6.3 | Functional Description of the Counter Mode | 15-27 |
|  | 15.6.4 | Functional Description of the Position Decoder | 15-29 |
|  | 15.6.5 | Entering New Setpoints for the Counter and |  |
|  |  | Position Decoder | 15-38 |
|  | 15.6.6 | Addressing | 15-39 |
|  | 15.7 | Closed-Loop Control Module IP 262 | 15-41 |
|  | 15.8 | IP 263 Positioning Module | 15-45 |
|  | 15.9 | IP 264 Electronic Cam Controller Module | 15-49 |
|  | 15.10 | IP 265 High Speed Sub Control | 15-52 |
|  | 15.11 | Positioning Module IP 266 | 15-55 |
|  | 15.12 | Stepper Motor Control Module IP 267 | 15-59 |
|  | 15.13 | Communications Modules | 15-62 |
|  | 15.13.1 | Printer Communications Module CP 521 | 15-62 |
|  | 15.13.2 | Communications Module CP 521 BASIC | 15-65 |

## Figures

| 15-1 | Scanning the Comparator Module | 15 |
| :---: | :---: | :---: |
| 15-2 | Scanning the Timer Module | 15-5 |
| 15-3 | Scanning the Simulator Module as a Digital Input | 15-8 |
| 15-4 | Setting the Input Voltage Range on the Counter Module ( 500 Hz ) | 15-14 |
| 15-5 | Scanning the Counter Module ( 500 Hz ) | 15-15 |
| 15-6 | Timing Diagram: Setting and Resetting an Output of the |  |
|  | Counter Module ( 500 Hz ) | 15-15 |
| 15-7 | Switch Positions on the Operating Mode Switch | 15-19 |
| 15-8 | Pin Assignment of the 15-Pin Sub-D Female Connector | 15-20 |
| 15-9 | Connecting a Counting Pulse Sensor for 5-V Differential Signal to RS 422 | 15-21 |
| 15-10 | Connecting a Counting Pulse Sensor for 24 V DC | 15-21 |
| 15-11 | Connecting a 5-V Position Sensor to RS 422 | 15-22 |
| 15-12 | Connecting a $24-\mathrm{V}$ DC Position Sensor | 15-22 |
| 15-13 | Signal Sequence for Up-Counting | 15-23 |
| 15-14 | Assignment Diagram for the Terminal Block | 15-24 |
| 15-15 | Diagnostic Byte | 15-26 |
| 15-16 | Switching the Outputs Dependent on the Status of the Counter and the Enable Input | 15-28 |
| 15-17 | Position of the Reference Point (SYNC Bit $0-->1$ ) within the Reference Signal Range | 15-32 |
| 15-18 | Position of the Reference Point (SYNC Bit 0 --> 1) after the Reference Signal | 15-32 |
| 15-19a | Synchronization (SYNC Bit 0 --> 1) during a Reversal of Direction before Reaching the Reference Pulse in a Positive Direction | 15-33 |
| 15-19b | No Synchronization during a Reversal of Direction before Reaching the Reference Pulse in a Positive Direction |  |
| 15-20 | Schematic of a Reference Point Approach Operation | 15-33 |
| 15-21 | Enabling the Outputs - Reaching the Setpoints - Resetting the Outputs | 15-34 |
| 15-22 | Approaching a Setpoint in Up-Count Direction | 15-35 |
| 15-23 | Approaching a Setpoint in Down-Count Direction | 15-36 |
| 15-24 | Approaching a Setpoint in Up-Count Direction and Consecutive Reversal of Direction | 15-36 |
| 15-25 | Requirement for New Setpoints | 15-38 |
| 15-26 | Positioning with the IP 263 | 15-48 |
| 15-27 | Units of Measurement that IP 266 Can Process for Circular Axis and Linear Axis | 15-56 |
| 15-28 | Course of a Following Error during a Positioning Operation | 15-57 |
| 15-29 | Velocity Profile of the IP 267 | 15-60 |
| Tables |  |  |
| 15-1 S | Sending Data from the Programmable Controller to the Counter Module | 15-25 |
| 15-2 S | Sending Data from the Counter Module to the Programmable Controller | 15-25 |
| 15-3 P | Pulse Evaluation | 15-30 |
| 15-4 Ex | Example for a Traversing Range | 15-31 |
| 15-5 P | Reaction of the Counter Module during Transfer of the Setpoints | 15-38 |
| 15-6 S | Slot Addressing | 15-39 |
| 15-7 | Meaning of the Address Bytes of a Slot Address (Example: Slot 1) | 15-39 |
| 15-8 D | Designation of the Operating Modes | 15-58 |

## 15 Function Modules

15.1 Comparator Module $2 \times 1$ to $20 \mathrm{~mA} / 0.5$ to 10 V
(6ES5 461-8MA11)


## Function

The module has two isolated comparators for voltage or current measurement (selector switch with positions $\mathrm{U} / 0 / \mathrm{I})$. When the preset value is reached, the LED of the respective channel lights up and sends a " 1 " signal to the programmable controller.
The module must be removed or the measuring circuit disconnected before you select the function. In switch position " 0 ", the comparator is switched off; if scanned, a " 0 " signal results.

The response threshold of the comparator is set by a selector on the front panel. The selector has scale divisions to simplify adjustment.

## Installation

The comparator module is mounted on a bus unit like any other input or output module (see chapter 3)

## Wiring

See schematic diagram. Unused inputs can be left open.

## Addressing

The comparator module is addressed like a 2 -channel digital input module (channel " 0 " or " 1 ").


Figure 15-1. Scanning the Comparator Module

## Typical Application

A comparator module is mounted at slot 4 . The current source is connected to channel 1 . If the Schmitt trigger 1 detects that the current has exceeded the preset value, output 5.1 is to be set.

$\qquad$


## Function

The module contains two pulse timers. While a timer runs, the LED of the respective channel is lit and a " 1 " is reported to the CPU.
The pulse duration is preselected with the time range selector " $x 0.3 \mathrm{~s} / \times 3 \mathrm{~s} / \times 30 \mathrm{~s}$ " in a definite range and then set to the exact value by means of a potentiometer on the front panel. This selector has scale divisions to simplify setting.
(time value=time range x scale value)
Example: Time range:
$\times 3$ s
Scale value:
Set time:

7
$7 \times 3$ s=21s

## Installation

The counter is inserted into a bus unit like any other input or output module (see chapter 3).

## Wiring

No wiring is required.

## Addressing

A timer module is addressed like a two-channel digital module (channel " 0 " or " 1 ").
The timer module is addressed like a digital output module for starting, resetting, or interrupting the pulse. The signal status is scanned like a digital input module.

| Starting the pulse | $\begin{aligned} & \mathrm{S} \\ & \mathbf{S} \end{aligned}$ | Q $\mathbf{Q}$ | $\begin{aligned} & \mathrm{x} .0 \\ & \mathrm{x} .1 \end{aligned}$ | Channel " 0 " <br> Channel " 1 " |
| :---: | :---: | :---: | :---: | :---: |
| Interrupt/ | R | Q | x. 0 |  |
| Reset | R | Q | x. 1 |  |
| Scan | A | 1 | x. 0 |  |
| " 1 " = timer running | A | 1 | $\left.\right\|_{\text {Slot }} ^{\text {x. }}$ |  |

Figure 15-2. Scanning the Timer Module
$\qquad$

## Typical Application as "On-Delay Timer"

A timer module is mounted at slot 5 . A time of 270 s is set on channel " 0 " of this module by means of the time-range selector and the potentiometer. The timer is started when input 0.0 is " 1 ". A lamp lights up (output 4.0) when the timer has run down.

| Terminal Connections |  |
| :---: | :---: |
|  | No process peripherals are connected to this module. <br> Unlike the internal timers, times can be set or modified using a timer module without making any program modifications. |
| STL | Explanation |
| A I 0.0 <br> AN I 5.0 <br> A F 6.0 <br> S Q 4.0 <br> A I 5.0 <br> $=$ F 65.0 <br> AN I 0.0 <br> R 0 4.0 <br> A I 0.0 <br> $=$ 0 5.0 | The timer must not be scanned in the program scan cycle in which it was enabled since the CPU would not receive the acknowledgement that the timer had started until one program scan later. <br> If flag 65.0 is " 1 " and the timer has run down (AN I 5.0), output 4.0 is set to "1". <br> If the "Timer started" message has been sent to the CPU, the flag is set. <br> If 10.0 is " 0 ", the lamp is switched off. <br> The timer is started if 10.0 is " 1 ". |



## Function

Simulator modules are 8-channel modules that can simulate digital input signals and display output signals.
The type of module to be simulated (input or output) is selected by means of a switch on the rear of the module and indicated by two LEDs on the front panel.
The module cannot simulate interrupt inputs.

## Installation

The simulator module is inserted into a bus unit like any other input or output module (see chapter 3). The module does not have a coding key and can therefore replace any digital module. The coding element on the bus unit does not have to be readjusted.

## Wiring

There is no electrical connection between the module and the terminal block. It can therefore be inserted into slots that have already been wired and connected to the power supply.

## Addressing

A simulator module is addressed like an 8 -channel digital module (channels 0 to 7 ).

```
Scan A I 0.0 Channel "0"
(examples)
O Q \(\quad \mathbf{1 . 1} \quad\) Channel "1"
```

Channel number Slot address

Figure 15-3. Scanning the Simulator Module as a Digital Input

## Typical Application

The CPU is in the RUN mode, the green LED is lit but the programmable controller is malfunctioning. You have also discovered that the fault must be in a particular I/O module. If the module has no fault indicator, check to see if:

- The power supply is connected.
- The bus connections and interface modules are plugged in correctly.

Then, try to access the module via the process image (STATUS or STATUS VAR). If this procedure is not successful, replace the module with the simulator module. Perform a second check with the STATUS or STATUS VAR function. If the simulator performs, the input/output module you replaced is defective.
$\qquad$

### 15.4 Diagnostic Module

(6ES5 330-8MA11)


## Function

The diagnostic module is used for monitoring the S5-100U I/O bus. LEDs on the front panel display the signal states of the control lines and the supply voltage for the I/O bus.

- IDENT

The programmable controller executes an IDENT run after each change from STOP to RUN. It executes an IDENT run after any changes in the configuration in order to determine the current configuration. The IDENT LED lights up briefly. If the LED lights up in the RUN mode, this indicates that a faulty I/O module has been plugged in.

- CLEAR

The CLEAR signal line is " 1 " only in the STOP mode in normal operation.
The outputs of the output modules are disabled.
If CLEAR is " 1 " in the RUN mode, the control line itself may be defective (no contact).

- LATCH/CLOCK

These two control lines control data interchange between the CPU, the I/O bus, and the I/O modules.
During normal operation, both LEDs must flash (programmable controller in RUN mode). The flashing frequency provides information on the speed of the serial bus.
If both LEDs show a steady light in the RUN mode, the bus unit that the diagnostic module is plugged into is defective.

- DATA/DATA-N

The alternate lighting up of the DATA and DATA-N LEDs indicates data flow on the I/O bus. If these two LEDs show a steady light (as in the case of the LATCH and CLOCK LEDs), this indicates that the bus unit that the diagnostic module is plugged into is defective.

- U1 8 V

If the supply voltage of a slot remains at a value U1 8 V , proper functioning of the $\mathrm{I} / \mathrm{O}$ modules is no longer guaranteed. The low supply voltage can be explained by an excessively high bus load (> 1 A ). If this LED flickers, noise pulses are superimposed on the supply voltage U1 (e.g., by the coupling of noise pulses).
The LED lights up briefly if the programmable controller is switched on or off.

- $\mathrm{U} 1>8 \mathrm{~V}$

The supply voltage of the I/O bus is functioning correctly.

## Installation

The diagnostic module is plugged into a bus unit like any other input or output module (see chapter(3). The module has no mechanical coding. The coding element on the bus unit does not have to be reset.

## Note

The module can be plugged in and removed regardless of the operating status of the programmable controller.

## Wiring

No wiring is required. Existing wiring does not have to be removed.

## Addressing

There is no addressing since the module cannot be addressed by the programmable controller.
$\qquad$



## Function

The module consists of two independent down counters with isolated inputs and outputs. It counts input signals up to a frequency of 500 Hz from a set value down to the value 0 . When 0 is reached, the $24-\mathrm{V}$ DC output of the module is energized.
At the same time, a green LED on the module lights up and the input signal ( x .0 or I x.1) is set to "1".

The setpoint (0 to 999) can be entered via the three-digit thumbwheel switches on the front panel of the module.

The input voltage ranges can be set for 5 V DC or 24 V DC using rocker switches on the front panel.


Figure 15-4. Setting the Input Voltage Range on the Counter Module ( 500 Hz )

## Installation

The counter module is plugged into a bus unit like any other module (see chapter 3 ).

## Wiring

See schematic diagram for the counter module.

## Addressing

A counter module can be addressed like a two-channel digital module (channel "0" or "1"). For enabling and resetting the counter, you address the module like a digital output module. The counter reading is scanned in the same way as a digital input module.

| Counter enable | S | Q | $x .0$ | Channel "0" |
| :---: | :---: | :---: | :---: | :---: |
| (Set to start value) | S | Q | x. 1 | Channel "1" |
| Counter reset | R | Q | x. 0 |  |
|  | R | Q | x. 1 |  |
| Scan <br> " 1 " = Counter at zero | A | 1 | x. 0 |  |
|  |  |  | x. 1 |  |
|  |  |  | Slot | mber |

Figure 15-5. Scanning the Counter Module ( 500 Hz )

## Timing Diagram



Figure 15-6. Timing Diagram: Setting and Resetting an Output of the Counter Module ( 500 Hz )

## Typical Application

A counter module is plugged into slot 2. A value of 100 is set on channel " 0 " of this module using the three-digit thumbwheel switches. The incoming pulses are counted once the counter has been enabled by the control program. As soon as 100 pulses have been counted, a signal (output 4.0) is released.




## Function

The counter module can be used as an up-counter or as an up/down counter for a position decoder. The counting pulses are supplied by a sensor that you can connect to the 15 -pin subminiature D female connector of the module. You can choose from two types of sensors that fulfill the following requirements:

- 5-V error voltages according to RS 422 (up to 500 kHz )
- $24-\mathrm{V}$ signals (up to 25 kHz )

As additional inputs, the module has an enable input and a reference input.
By using the STEP 5 program, you can assign two setpoints via the I/O bus. Once the counter status reaches one of these values, the respective output completes the circuit at terminal block ( Q 0 or Q 1 ). The status of the outputs is displayed in the diagnostic byte.

You can also read the following values by using the STEP 5 program:

- The updated count
- The diagnostic byte

You can preselect the following items on the operating mode switch:

- The function mode
- The position resolution
- The input voltage range of the sensor


Figure 15-7. Switch Positions on the Operating Mode Switch

### 15.6.1 Installation Guidelines

## Installing and Removing the Module

Plug the counter module into a bus unit like other I/Os.
The counter module can only be plugged into slots 0 through 7 .
Set the coding key to number 6 on the bus unit.

## Installing or Removing the Sensor

Disconnect the 24-V DC power supply (terminals 1 and 2 of the terminal block) before connecting or disconnecting the sensor cables.

## Warning

Connecting or disconnecting the $5-\mathrm{V}$ sensor cable while the module is energized can cause damage to the sensor.

## Connection of Pulse and Position Sensors

Connect pulse and position sensors on the front plate by means of a 15 -pin sub-D female connector. The correct cable connectors are listed in Appendix D. The module can supply the sensors ( 5 V DC or 24 V DC).

Basically, all sensors can be connected if they fulfill the requirements of the system signals and supply voltage. Sensors with OPEN-COLLECTOR outputs cannot be connected to the module.

The shield connection of the sensors must be connected to the metallic front connector cover.


| Pin | Assignment |
| :---: | :--- |
| 1 | 5 V Supply voltage |
| 2 | 5 V Sensor line |
| 3 |  |
| 4 | Ground |
| 5 |  |
| 6 | Rectangular-wave signal A-N $(5 \mathrm{~V})$ |
| 7 | Rectangular-wave signal A (5 V) |
| 8 | Supply voltage (24 V) |
| 9 | Rectangular-wave signal B $(5 \mathrm{~V})$ |
| 10 | Rectangular-wave signal B-N $(5 \mathrm{~V})$ |
| 11 | Reference pulse R $(5 \mathrm{~V})$ |
| 12 | Reference pulse R-N $(5 \mathrm{~V})$ |
| 13 | Rectangular-wave signal A $(24 \mathrm{~V})$ |
| 14 | Rectangular-wave signal B $(24 \mathrm{~V})$ |
| 15 | Reference pulse R $(24 \mathrm{~V})$ |

Figure 15-8. Pin Assignment of the 15-Pin Sub-D Female Connector

- Connecting Counting Pulse Sensors for 5-V Differential Signal to RS 422


Figure 15-9. Connecting a Counting Pulse Sensor for 5-V Differential Signal to RS 422

- Connecting a Counting Pulse Sensor for 24 V DC


Figure 15-10. Connecting a Counting Pulse Sensor for 24 V DC
$\qquad$

## - Connecting a 5-V Position Sensor to RS 422



Figure 15-11. Connecting a 5-V Position Sensor to RS 422

- Connecting a 24-V DC Position Sensor


Figure 15-12. Connecting a 24 V DC Position Sensor

## Sensor Requirements

The following requirements must be satisfied by the sensor signals to the module inputs:

- Signal sequence for up-counting


Figure 15-13. Signal Sequence for Up-Counting

- Pulse time of the sensors

|  | 5-V Sensors | 24-V Sensors | Pulses |
| :---: | :--- | :--- | :--- |
| $t$ | 500 ns | $10 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{a} 1}=$ Position decoder count pulses $(\mathrm{A})$ |
| $\mathrm{t}_{1}$ | $2 \mu \mathrm{~s}$ | $40 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{a} 2}=$ Position decoder count pulses (B) |
| $\mathrm{t}_{2}$ | 500 ns | $10 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{a} 0}=$ Position decoder ref. pulse (R) |

- Minimum edge steepness

5 V - differential signals according to RS 422A (A, A-N, B, B-N, R, R-N): $5 \mathrm{~V} / \mu \mathrm{s}$
24 V - count pulses and reference pulse ( $\mathrm{A}, \mathrm{B}, \mathrm{R}$ ):
$0.3 \mathrm{~V} / \mu \mathrm{s}$
24 V - enable and reference signal: $0.3 \mathrm{mV} / \mu \mathrm{s}$

## Terminal Block

Proximity switches can be connected (contacts, two-wire BERO proximity limit switches) to the inputs on the terminal block.

| 1 1 1 1 1 1 1 1 1 1 <br> 1 1 1 1 1 1 1 1 1  <br> 1          | Terminal | Terminal Assignment |
| :---: | :---: | :---: |
| $\oslash \otimes \oslash \mathbb{D} \ominus \otimes \otimes \otimes \otimes$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | 24-V DC supply for the module Ground |
|  | $\begin{aligned} & 3 \\ & 4 \\ & \hline \end{aligned}$ | 24-V DC supply for enable signal DI enable signal |
|  | 5 6 | DQ $24 \mathrm{~V} / 0.5 \mathrm{~A}$ setpoint (Q0) Ground |
|  | 7 | 24-V DC supply for reference signal DI reference signal |
|  | $\begin{gathered} 9 \\ 10 \end{gathered}$ | DQ 24-V/0.5 A setpoint 2 (Q1) Ground |

Figure 15-14. Assignment Diagram for the Terminal Block

## - Assignment of Inputs on the Terminal Block

Two-wire BERO proximity limit switches can be connected to the reference input. The enable input can also be driven by a 24-V DC digital output module.

- Outputs on the Terminal Block

There are two short-circuit protected $24-\mathrm{V}$ DC digital outputs on the terminal block.

## - Short-Circuit Indication

A shorted output is indicated by the red LED on the front panel.

### 15.6.2 Data Transfer

The data is transmitted via the I/O bus. Four bytes are used.
Examples of data transfer are shown in section 15.6.6.

Transfer from the Programmable Controller to the Counter Module (PIQ)
The control program transfers two setpoints to the counter module by means of transfer operations.
Table 15-1. Sending Data from the Programmable Controller to the Counter Module

| Byte 0 | Byte 1 | Byte 2 | Byte 3 |  |
| :---: | :---: | :---: | :---: | :---: |
| Setpoint 1 |  |  | Setpoint 2 |  |
| High byte | Low byte | High byte | Low byte |  |

## Transfer from the Counter Module (PII) to the Programmable Controller

The counter module transfers the diagnostic byte and the current counter status. In the control program, this data can be read in by means of load operations and then evaluated.

Table 15-2. Sending Data from the Counter Module to the Programmable Controller

| Byte 0 | Byte 1 | Byte 2 | Byte 3 |
| :---: | :---: | :---: | :---: |
| Irrelevant | Diagnostic |  |  |
|  | byte | Actual value |  |
|  | High byte | Low byte |  |

## - Diagnostic Byte (Byte 1)

The diagnostic byte is byte 1 of the first input word. Byte 0 has no significance.
The diagnostic byte provides information on the following items:

- Preset position resolution
- Preset mode
- Status of setpoints
- Signal status of the sync bit for position decoding

$\mathrm{X}=$ irrelevant
* If the sync bit is not set, a reference point approach must be implemented before operation can continue in the Position Decoding mode.

Figure 15-15. Diagnostic Byte

### 15.6.3 Functional Description of the Counter Mode

In the operation mode "Counter", the module works as a "port-controlled" up-counter and counts the positive edges of the counting pulses while the enable input is active. If the counter reaches a preselected setpoint, the respective output is enabled.

## Initial Settings

Use the operating mode switch to make the following selections:

- "Counter" (C)
- Signal level of counting pulses ( 5 V or 24 V )

The position of the switches for the position resolution is irrelevant.
For this operation, you need a counting pulse sensor (e.g., BERO). The pulses can be applied as $5-\mathrm{V}$ differential signals according to RS 422A (up to 500 kHz ) or as $24-\mathrm{V}$ signals (up to 25 kHz ).
The sensor is connected to the sub-D connector of the module.

## Loading Setpoints

The control program can transfer two setpoints to the module. These setpoints must be between 0 and 65,535.
The transfer of the setpoints via the module depends on whether the "setpoint 1 (setpoint 2 ) reached" bit is set in the diagnostic byte (S1 and S2).
If the bit is not set, which means the existing setpoint has not been reached or has not been exceeded, the new setpoint is transferred immediately and is immediately valid.
If the bit is set, which means the existing setpoint has been reached or exceeded, the new setpoint is valid only after a positive edge occurs at the enable input.
If you do not specify a setpoint, a setpoint of " 0 " applies.

## Enabling the Counter

The signal state of the enable input (terminal 3 on the terminal block) determines the function of the counter.

A positive edge at the enable input

- Sets the counter to 0
- Resets the diagnostic bits for "setpoint reached"
- Resets the outputs
- Enables the counter


## Note

The enable input should be set to " 1 " only after the setpoint has been transferred.
Otherwise, the outputs are enabled automatically when the first positive edge occurs.

## Disabling the Counter

A negative edge at the enable input disables the counter. The outputs, diagnostic bits, and the counter are not reset. You can continue reading the current count. A positive edge at the enable input resets the outputs and the diagnostic bytes.

## Reaching the Setpoints - Setting the Outputs - Resetting the Outputs

If setpoints have been preselected and the counter is enabled, the module counts the positive edges at the counter input. The count is incremented by " 1 " with every leading edge.

After setpoint 1 has been reached, output Q 0 is enabled. At the same time, status bit S 1 is set. After setpoint 2 has been reached, output Q 1 is enabled. At the same time, status bit S 2 is set.

As long as the enable input is active, the counter counts the pulses. After the enable command has been cancelled, the counter is disabled. The actual value remains constant.

You can read the current count in the STEP 5 program. The actual value is displayed as an unsigned whole number and must be between 0 and 65,535.

## Note

If no setpoint is preselected, the respective value " 0 " is assigned. The corresponding output is enabled with the positive edge of the enable input.

Example: Setpoints $\mathrm{S} 1=2$ and $\mathrm{S} 2=4$ are entered into the counter


Figure 15-16. Switching the Outputs Dependent on the Status of the Counter and the Enable Input

When the programmable controller goes from RUN to STOP, outputs Q 0 and $Q 1$ are reset.

## Performance during Overflow

If the enabled counter exceeds the counter range limit 65,535 the following occurs:

- Bit 3 (overflow) in the diagnostic byte is set to " 1 ".
- The outputs and diagnostic bits for "setpoint reached" are disabled, but they remain unchanged.

The counting function continues. Thus the actual value is constantly updated.
You can continue to read all data from the module in the STEP 5 program:

- The updated count
- The status of the outputs at the time of the overflow (This status remains unchanged until the overflow bit is reset.)
- The set overflow bit

After an overflow, the counter can be reset by one of the following actions:

- A positive edge at the enable input
- An overall reset of the programmable controller (STOP to RUN mode)


## Note

After a cold restart of the programmable controller, the outputs are disabled. These outputs can be enabled via a positive edge to the enable input.

### 15.6.4 Functional Description of the Position Decoder

In the operation mode "position decoder" the module works as an up/down-counter and counts the pulses of the connected position encoder. Because of the phase offset of the two decoder signals $A$ and $B$, the counter determines the counting direction. If the counter reaches a preselected setpoint, the respective output is then turned on.

## Settings

Set the following items on the operating mode switch:

- "Position decoding" (PD) function
- The desired position resolution (single, double, or quadruple)
- The signal level of the counting pulses ( 5 V or 24 V )

Connect the sub-D interface female connector to an incremental position encoder that has to deliver the following signals:

- Two counting pulses offset by 90 degrees
- A reference pulse

The pulses can be supplied as 5 -V differential signals according to RS 422 (up to 500 kHz ) or as 24-V DC signals.

Connect a switch to the enable input. This switch must deliver a $24-\mathrm{V}$ signal. In the same way, the reference pulse has to deliver a $24-\mathrm{V}$ signal to the reference input.

## Position Resolution

- Counter capacity

The 16-bit up/down-counter permits a resolution of 65,536 units between $-32,768$ and $+32,767$. The traversing range depends on the resolution of the position encoders.

- Pulse evaluation

The counting pulses, which are offset by 90 degrees, can be subjected to single, double, or quadruple evaluation. The necessary setting is made on the operating mode switch (see section 15.6).

The accuracy of the traversing path increases accordingly if double or quadruple pulse evaluation is used. However, the traversing range then available is reduced by the factor 2 or 4.

Table 15-3. Pulse Evaluation

|  | Single Evaluation | Double Evaluation | Quadruple Evaluation |
| :---: | :---: | :---: | :---: |
| Counting pulse A Counting pulse B <br> Count |  |  |  |

$\qquad$

## Example:

A rotary incremental position encoder produces 1000 pulses per revolution.
The spindle has a pitch of $50 \mathrm{~mm} /$ revolution. The position encoder therefore produces 1000 pulses for a traversing path of 50 mm (1 revolution).

The resolution of the encoder is therefore $50 \mathrm{~mm} / 1000$ pulses.
The counter can handle up to 65,536 pulses. With the above resolution, the following traversing ranges are obtained:

Table 15-4. Example for a Traversing Range

| Pulse evaluation | Single | Double | Quadruple |
| :---: | :---: | :---: | :---: |
| Traversing range | $3.25 \mathrm{~m}(10.7 \mathrm{ft})$. | $1.625 \mathrm{~m}(5.3 \mathrm{ft})$. | $0.81 \mathrm{~m}(2.7 \mathrm{ft})$. |
| Distance travelled/ <br> pulse | $50 \mu \mathrm{~m}$ | $25 \mu \mathrm{~m}$ | $12.5 \mu \mathrm{~m}$ |

## Loading Setpoints

In the STEP 5 program, two setpoints can be transferred to the module. These setpoints must lie between -32768 and +32767.

The acceptance of the setpoints by the module depends on whether the "setpoint 1 (setpoint 2) reached" bit has been set in the diagnostic byte.

If the bit is not set, which means the existing setpoint is not reached or not exceeded, the new setpoint is immediately accepted and is immediately valid.

If the bit is set, which means the existing setpoint is reached or exceeded, the new setpoint is not valid until a positive edge occurs at the enable input.

If you do not specify a setpoint, a setpoint of "0" applies.

## Synchronization of the Actual Value Detection (Reference Point Approach)

The synchronization of the actual value detection is necessary after Power ON and after a counter overflow.

Synchronization performs one of the following functions:

- The count (actual value) is set to " 0 " and the SYNC bit (bit 0 in the diagnostic bit) is set after Power ON.
- The overflow bit (bit 3 in the diagnostic byte) is reset after an overflow.


## Prerequisites for a Synchronization

1. The reference signal

The sensor for the reference signal is connected to terminals 7 and 8 of the terminal block.
Synchronization is enabled with the leading edge (0 to 1 ) at terminal 8 . If the signal was already on " 1 " when the module was switched on, then the reference signal must be turned off to restart the synchronization.
If the reference signal lies in the normal traversing range, the actual value will be constantly resynchronized by the reference signal. To prevent the unwanted resynchronizing, you have to mask out the reference signal after the first reference point approach.
2. The traversing direction after a positive edge of the reference signal

After the reference signal has been reached, the module has to recognize a positive traversing path (up-counting) while the reference signal is still active (1). This means, you have to input the reference signal with increasing actual value to synchronize the module.
3. The reference pulse

The reference pulse is generated by the position encoder at least once per revolution.

- The first reference pulse that the module recognizes after a leading edge of the reference signal synchronizes the module (see figures 15.17 and 15.19a).
- If the reference signal changes from " 1 " to " 0 " before the reference pulse is reached, the module is only synchronized if a positive traversing path is recognized after the falling edge of the reference signal (see figure 15.18).
The module is not synchronized, if a negative traversing path is recognized after the falling edge of the reference signal (see figure 15.19b).

The figures 15.17, 15.18 and 15.19a illustrate different possibilities for a reference traversing path. Figure 15.19 b illustrates a reference traversing path, which is terminated without synchronization:


Figure 15-17. Position of the Reference Point (SYNC Bit 0 --> 1 ) within the Reference Signal Range


Figure 15-18. Position of the Reference Point (SYNC Bit 0 --> 1) after the Reference Signal


Figure 15-19a. Synchronization (SYNC Bit $0->1$ )
15-19b. No Synchronization during a Reversal of Direction before Reaching the Reference Pulse in a Positive Direction

Example: Transporting objects from point A to point B on a conveyor belt.
A rotary position encoder is used, together with a BERO proximity switch as reference transmitter. The conveyor belt is marked at a definite point. As soon as this mark comes within the range of the BERO, the BERO produces a reference signal.

Following the reference point approach, the enable input is set via a digital output module.


Figure 15-20. Schematic of a Reference Point Approach Operation

## Starting the Counter

The counter is reset and started by setting the SYNC bit in the diagnostic byte during the reference point approach operation. The active pulses are counted according to the rotation direction of the position encoder. The count value is incremented during a positive count direction, and decremented during a negative count direction.

## Enabling the Outputs - Reaching the Setpoints - Resetting the Outputs

The two outputs are enabled for switching by a positive pulse edge at the enable input.
An output and the associated diagnostic bit "setpoint reached" are set if all of the following statements are true:

- The position decoder was synchronized (SYNC bit=1 and overflow bit=0).
- The enable signal (terminal 3 on the terminal block) is set to " 1 " signal.
- The actual value corresponds to the selected setpoint. The setpoint can be reached in the up-count or down-count direction.


Figure 15-21. Enabling the Outputs - Reaching the Setpoints - Resetting the Outputs

After reaching setpoint 1, the output Q 0 is energized and the status bit S 1 is set. After reaching setpoint 2 , the output Q 1 is energized and status bit S 2 is set.

As long as the enable input is active, the outputs are switchable through the module. If the enable command is cancelled, the outputs are switched off and the diagnostic bits are reset. The current actual value is still being measured and incremented or decremented depending on the direction of rotation.
$\qquad$

You can read the current count in the STEP 5 program. The actual value is displayed as a signed whole number in two's complement and lies in the range $-32,768$ to $+32,767$.

## Note

Before you enable the outputs to be switched on by setting the enable input to " 1 ", make sure the following conditions exist:

- Both setpoints were transferred.
- The overflow bit=0.
- The SYNC bit=1.

If you ignore these prerequisites, the outputs are switched on directly when the actual value $=0$.

The diagnostic bit and the output are reset with the " 0 " signal at the enable input. Outputs Q 0 and Q 1 are also reset when the programmable controller goes from RUN to STOP.

The following examples show the switching on of the output at the selected setpoint. There are three possibilities:

- Reaching the setpoint in the direction of a rising actual value
- Reaching the setpoint in the direction of a falling actual value
- Reaching the setpoint in the direction of a rising actual value, then a reversal of direction and a reapproaching of the setpoint in the opposite direction


## Example 1: Approaching a Setpoint in Up-Count Direction



Figure 15-22. Approaching a Setpoint in Up-Count Direction

- Actual value $=1000$ : The enable input is set to " 1 ".
- Actual value=3000: The setpoint is reached, output and diagnostic bit "setpoint reached" are set.
- Actual value=6000: The enable input is set to " 0 ", output and diagnostic bit are reset.


## Example 2: Approaching a Setpoint in Down-Count Direction



Figure 15-23. Approaching a Setpoint in Down-Count Direction

- Actual value=7000: The enable input is set to " 1 ".
- Actual value=3000: The setpoint is reached, the output and the diagnostic bit "setpoint reached" are set.
- Actual value=1000: The enable input is set to " 0 ", the output and the diagnostic bit are reset.


## Example 3: Reversal of Direction after Approaching a Setpoint



Figure 15-24. Approaching a Setpoint in Up-Count Direction and Consecutive Reversal of Direction

- Actual value=1000: The enable input is set to " 1 ".
- Actual value=3000: The setpoint is reached, the output and the diagnostic bit "setpoint reached" are set.
- Actual value=4500: The traversing path is reversed.
- Actual value=1000: The enable input is set to " 0 ", the output and the diagnostic bit are reset.


## Note

Set outputs can be reset only via a "0" signal to the enable input.

## Performance during Overflow

If the counter leaves the counting range of $-32,768$ to $+32,767$, then the following occurs:

- Bit 3 (overflow) in the diagnostic byte is set to " 1 ".
- The outputs of the counter module are disabled.

The enable input (terminal 4 of the terminal block) must be set to " 0 ", in order to switch off active outputs.

After an overflow, a new reference point approach operation has to be executed for synchronization of the actual value detection. After reaching the synchronization, bit 3 in the diagnostic byte is again set to " 0 ", and the outputs along with the active enable input can be turned on.

## Note

During an overflow, active outputs are not switched off, and the SYNC bit (bit 0 in the diagnostic byte) is not reset.

### 15.6.5 Entering New Setpoints for the Counter and Position Decoder

Entering new setpoints is always possible via the PIQ. However, a setpoint is only valid if the respective output is not switched on. The status of the outputs is displayed with diagnostic bits S 1 and S2.

Diagnostic bit S1 (bit 1 in the diagnostic byte)=1:
Diagnostic bit S2 (bit 2 in the diagnostic byte)=1:
setpoint 1 is reached and output 1 is switched on.
setpoint 2 is reached and output 2 is switched on.

Table 15-5. Reaction of the Counter Module during Transfer of the Setpoints

| Diag. Bit | Response |
| :---: | :--- |
| $S 1=0$ | New setpoint 1 is transferred and is valid immediately. <br> S2 $=0$ |
| New setpoint 2 is transferred and is valid immediately. |  |

## Example:

You want to control a drive by using the outputs of the counter module. After a run of positioning, both setpoints are reached and both outputs are turned on. You can enter the new setpoints by using the following sequence:

Enable input


Figure 15-25. Requirement for New Setpoints
Transfer the new setpoints to the module. Since both diagnostic bits S 1 and S 2 are set to " 1 ", the actual values are not yet accepted.

Switch the signal now at the enable input to " 0 ". With the falling edge, the outputs are switched off and the diagnostic bits are reset.

Switch the signal at the enable input again to " 1 ". The new setpoints are accepted and are now active.

After reaching the new setpoints, the respective output is switched on again.

### 15.6.6 Addressing

The counter module is addressed like an analog module (see section 6.3).

- The module may only be plugged into slots 0 to 7 .
- The address range extends from byte 64 to byte 127.
- In both process image tables, eight bytes are reserved per slot and of these eight bytes only the first four are used.


## Slot Addressing

Table 15-6. Slot Addressing

| Slot | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 64 | 72 | 80 | 88 | 96 | 104 | 112 <br> to <br> PII/PIQ | to |
| 71 | to | to | to | to | to |  |  |  |
| to |  |  |  |  |  |  |  |  |
| 10 | 87 | 95 | 103 | 111 | 119 | 127 |  |  |

## Meaning of the Bytes of a Slot Address (Example: Slot 1)

Table 15-7. Meaning of the Address Bytes of a Slot Address (Example: Slot 1)

| Byte <br> Number | Byte <br> Address | Meaning in PII | Meaning in PIQ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 72 | Irrelevant | High <br> byte | Setpoint 1 |  |
| 1 | 73 | Diagnostic byte | Low <br> byte |  |  |
| 2 | 74 | High <br> byte | High <br> byte | Setpoint 2 |  |
|  | 75 | Low <br> byte | Low <br> byte |  |  |
| 4 to 7 | 76 to 79 | Irrelevant |  |  |  |

## Examples for Data Exchange between the Programmable Controller and the Counter Module

## Example 1:

The counter module is plugged into slot 4. If you now wish to check whether your system for position decoding has been synchronized by a reference point approach, you must scan the sync bit in the diagnostic byte (bit 0 ). If this bit is set, a branch is to be made to FB20. The position decoding operation is started in FB20.

| STL | Description |
| :---: | :---: |
| $\begin{array}{lll} \text { A } & \text { I } & 97.0 \\ \text { JC } & \text { FB } & 20 \end{array}$ | Read in bit 0 of the diagnostic byte (sync bit). If this bit is set, a branch is made to FB20. If the bit is not set, program scanning is continued with the statement following the block call. |

## Example 2:

Transferring the setpoints stored in flag words 0 and 2 to the counter module inserted into slot 7. The module has only to accept the setpoints when the old setpoints have been reached or exceeded.

| STL |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| L001 |  |  | 121.1 | If setpoint 1 has not yet been reached (bit $1=0$ ), a branch is made to label 1. <br> Read in setpoint 1 <br> and transfer it to the counter module. <br> If setpoint 2 has not yet been reached (bit $2=0$ ), a branch is made to label 2. <br> Read in setpoint 2 <br> and transfer it to the counter module. <br> Block end |
|  | L | FW | 0 |  |
|  | T | ew | 120 |  |
|  | N | I | 121.2 |  |
|  | JC= | L002 |  |  |
|  | L | FW | 2 |  |
|  | T |  | 122 |  |
| L002 | BE |  |  |  |

15.7 Closed-Loop Control Module IP 262
(6ES5 262-8MA12) (6ES5 262-8MB12)


## Technical Specifications

| Controller |  |
| :---: | :---: |
| Total cycle time (equals scan time) Resolution of the open-loop controller | 100 to 200 ms <br> 5 ms at 50 Hz <br> 4.2 ms at 60 Hz |
| Analog Inputs |  |
| Number of inputs | 4 (suited for current, thermocouple, or resistance thermometer), voltage with external switching |
| Additional input for reference temperature | 1 (resistance thermometer) |
| Galvanic isolation | no |
| Permissible voltage difference <br> - between inputs <br> - between inputs and central ground point | $\begin{aligned} & -1 \mathrm{~V} \text { to }+1 \mathrm{~V} \\ & -1 \mathrm{~V} \text { to }+1 \mathrm{~V} \end{aligned}$ |
| Digital representation of the input signal | 11 bits+sign |
| Current input <br> - input signal range <br> - input resistance | 0 to 20 mA or 4 to 20 mA $24.3 \pm 0.1 \%$ |
| mV Input (for thermocouple) <br> - input signal range | 0 to 50 mV or 8.9 to 41.1 mV (type J, K, L, S) |
| Cable impedance | 30 per wire |
| Resistance thermometer <br> - start <br> - end <br> - permissible cable impedance | $\begin{aligned} & 18.49 \\ & 219.12 \\ & 30 \text { per wire } \end{aligned}$ |
| Binary Inputs |  |
| Number of inputs | 4 |
| Galvanic isolation | no |
| Signals state "0" | $-30 \text { to +4.5 V }$ <br> or open |
| Signal state "1" | $\begin{aligned} & +13 \text { to }+30 \mathrm{~V} \\ & \text { (signal state } \\ & \text { invertible) } \end{aligned}$ |
| Input resistance appr |  |

Analog outputs of the constant controller
(6ES5 262-8MA12)

| Number of outputs | 3 |
| :--- | :--- |
| Galvanic isolation | no |
| Output signal range | 0 to 20 mA or |
|  | 4 to 20 mA |
| Maximum permissible load | 600 |
| No load voltage | (L+) -2 V |

Binary outputs for the open-loop controller (6ES5 262-8MB11)

Number of outputs 8
Galvanic isolation no
Signal state "0" <1.5 V
Signal state "1" (L+)-3.8 V
Maximum load current $\quad 100 \mathrm{~mA}$ short-circuit proof

## Wiring method

| Programmer (PG) | front side via |
| :--- | :--- |
| Operator panel (OP) | 15-pin subminiature |
| SINEC L1 network connection | D connector |
|  |  |
| Connectable are | PG 605, PG 635, |
|  | PG 675, PG 685, |
|  | PG 695, |
|  | PG 730, PG 750, |
|  | OP 393, OP 396, |
|  | OP 395 |

General data
Input voltage

- rated value
- permissible range

24 V DC

- permissible range with
the PG 605/OP 393

Current consumption

- internal (from
the CPU; 9 V )
- external (for 24 V ; without load)
- external (for 24 V ; without load;
with PG 605/OP 393) approx. 340 mA
Ambient temperature
$0^{\circ}$ to $55^{\circ} \mathrm{C}$
(32 to $131^{\circ} \mathrm{F}$ )


## Function

The S5-100 programmable controller offers different solutions for individual closed-loop control tasks. First there is a software solution for CPU 103, version 8MA02 and higher, via function blocks. Second, there is a control module solution (for example, a module that can solve PID control tasks simply and in a time saving manner). The basis, in both cases, is a PID control algorithm.
The closed-loop control module IP 262 can be used with the S5-90U, S5-95U, and S5-100U programmable controllers. It can be used without COM software.

The module relieves the programmable controller from closed-loop control tasks. The IP 262 also works with its own power supply in a stand-alone operation. The module can function independently without a programmable controller and can handle up to four closed-loop control circuits.
Two interfaces are located on the front panel of the module.

- An interface for the connection of a programmer (PG) or an operator panel (OP) or the SINEC L1 Network (under development)
- An interface for the connection of analog and binary inputs

In addition, the following items are available:

- A selector switch for each channel for current and voltage (thermocouples or PT 100)
- A status LED for RUN (a continuously lit green light), transducer malfunction (blinking light), and module malfunction (off)

The module is well suited to take over control-loop tasks in the area of industrial processing technology, for example, temperature control, pressure and flow control, continuous injection functions, and non-time-critical closed-loop rpm controls.

## Modules

There are two IP 262 modules.

- ... - 8MA12 with 3 analog outputs for continuous controllers with analog output signals
- ... - 8MB12 with 8 binary outputs for continuous controllers with pulse time-interval signals or for step-action controllers

Additionally, the module provides the following inputs:

- 4 analog inputs for direct feed of setpoint and actual values
- 4 binary inputs for control variables


## Installation

- The closed-loop control module is plugged into a bus unit like any other input or output module (see chapter 3).
- The module can only be plugged into slots 0 to 7 .
- The connections for power supply and the analog and binary output signals are located on the terminal block of the bus unit.
- The analog and binary inputs are connected to the module with a 25 -pin sub-D female connector.


## Addressing

The module is addressed like a four-channel analog module.

## Operating Modes

Since transducers and sensors are directly wired to the module, the module can work independently from a programmable controller in stand-alone operation, provided that the setpoints and the 24-V power supply voltage are fed directly to the IP 262 . This means that the module executes the control and the output of the manipulated variable and can work alone or be controlled via the SINEC L1 by a master unit.

Besides this, the IP 262 has its own back-up, which means that the module can continue to work alone in the event the master CPU (e.g., S5-135U with R64) fails. It uses the last setpoint received from the CPU or the predefined back-up setpoint.
Two operating modes are possible:

- DDC Operation (Direct Digital Control)

The control is executed entirely from the CPU. The IP only outputs the manipulated variable. If the CPU fails, the module can continue to control independently with a predefined back-up setpoint.

- SPC Operation (SetPoint Control)

The module receives only the setpoint from the CPU; the control task is carried out independently of the CPU. If the CPU fails, the IP continues to control using the last setpoint received from the CPU. It is also possible to use a predefined back-up setpoint here.


## Technical Specifications

## Encoders

Position decoder
Maximum traversing range - with incremental encoders

- with absolute encoders

Signal voltages

- Differential inputs
- Asymmetrical inputs

Supply votlage for encoders (short-circuit-proof, no overload)

Input frequency and cable length
Symmetrical encoders
(5 V signals):

- with 5 V encoder supply
- with 24 V encoder supply

Asymmetrical encoders (24 V signale):

Data transmission rate and cable length with absolute encoders

Input signals

- Incremental
- 24 V initiator (BERO)
- SSI

Input currents

- 5 V
- 24 V
incremental, absolute (SSI interface)

224 increments 8192 increments per revolution $\times 2048$ revolutions

5 V to RS 422
24 V (only incremental encoders)
$5 \mathrm{~V} / 300 \mathrm{~mA}$ 24 V/300 mA
max. 200 kHz for 32 m (105 ft.) cable, shielded max. 200 kHz for 100 m (328 ft.) cable, shielded max. 100 kHz for 25 m (82 ft.) cable, shielded max. 25 kHz for 100 m (328 ft.) cable, shielded
62.5 kHz
(selectable
in steps)
125 kHz ( $160 \mathrm{~m} /$
525 ft . shielded)
250 kHz
500 kHz
1 MHz (32 m/
105 ft. shielded)

2 pulse trains displaced by $90^{\circ}$ 1 zero pulse
1 pulse train
Absolute value
to RS 422
typ. 5 mA

## Digital Inputs

| Input voltage range | -3 V to +30 V |
| :--- | :--- |
| Galvanic isolation | no |
| 0 signal | -3 V to +5 V |
| 1 signal | +13 V to +30 V |
| Permissible zero-signal current |  |
| at 0 signal | 1.1 mA |
| Input current at 24 V | typ. 5 mA |

Other: If the digital inputs are used, they must always be connected to a defined potential ( $0 \mathrm{~V}, 24 \mathrm{~V}$ ) and must not be kept open.

Digital Outputs
Output voltage range +20 V to +30 V
Galvanic isolation
Output current at 1 signal
Short-circuit protection
max. 500 mA

Cable length, shielded max. $100 \mathrm{~m}(328 \mathrm{ft}$.
Supply Voltage
Logic voltage from 24 V
supply produced with switched-
mode power supply 4.9 V to 5.1 V
Current consumption from 24 V
without outputs and encoder typ. 120 mA
Undervoltage monitoring
$\mathrm{V}_{\text {internal }}<4.65 \mathrm{~V}$
Power Loss
typ. 4 W

A separate manual is available for the IP 263 positioning module. It can be ordered under the order number 6ES5 998-5SK21.

The IP 263 is suitable for positioning of two independent axes.

## Assignments of Outputs

The IP 263 is a two-channel module: 4 digital outputs are assigned to each channel for the control of drives;

- Rapid traverse
- Creep speed
- Anti-clockwise rotation
- Clockwise rotation

Both incremental and absolute encoders (SSI - synchronous serial interface) can be connected for actual position encoding.

They transmit the machine data, such as

- Software limit switches
- Resolution
- Cutoff difference
- Switchover difference
- Zero-speed control

The syntax for the data block which has to be created for this purpose is simple and is described in the manual.

## Positioning

The only thing that remains to be done is to specify the desired target and then the module is ready for the positioning procedure.

The IP 263 then carries out positioning automatically. When the target has been reached, it sends a message to the IM 318-B interface module and thus to the CPU.

Figure 15-26 shows the positioning procedure with the IP 263: After the start, a rapid traverse towards the target takes place first. When the switchover/cutoff point has been reached, a switchover to creep speed or cutoff takes place. Afterwards, the IP 263 monitors approach of the target. When the axis has reached the target range, a signal is sent to the IM 318-B interface module.


Fig. 15-26. Positioning with the IP 263

During reference point travel, the digital input of the module senses the speed reducing cam (reference point switch).

In the "Length measurement" operating mode, the module senses encoder pulses as long as this input has a "1" signal.

## Installation

As other I/O modules, the IP 263 is mounted on the bus unit (see chapter 3 ).

## Addressing

The IP 263 is addressed like a 4-channel analog module.
15.9 IP 264 Electronic Cam Controller Module


## Technical Specifications

| Encoders |  |
| :---: | :---: |
| Actual value sensing | incremental, absolute (SSI interface) |
| Maximum traversing range <br> - with incremental encoders <br> - with absolute encoders | 216 increments $2^{16}$ encoders |
| Signal voltages <br> - Differential inputs <br> - Asymmetrical inputs | 5 V to RS 422 24 V (only incremental encoders) |
| Supply voltage for encoders (short-circuit-proof, no overload) | $\begin{aligned} & 5 \mathrm{~V} / 300 \mathrm{~mA} \\ & 24 \mathrm{~V} / 300 \mathrm{~mA} \end{aligned}$ |
| Input frequency and cable length Symmetrical encoders ( 5 V signals): |  |
| - with 5 V encoder supply | $\max .200 \mathrm{kHz}$ for 32 m ( 105 ft .) cable, shielded |
| - with 24 V encoder supply | max. 200 kHz for 100 m (328 ft.) cable, shielded |
| Asymmetrical encoders (24 V signal): | max. 100 kHz for 25 m (82 ft.) cable, shielded max. 25 kHz for 100 m (328 ft.) cable, shielded |
| Data transmission rate and cable length with absolute encoders (selectable in steps) | 125 kHz (160 m/ <br> 525 ft . shielded) <br> 250 kHz <br> 500 kHz <br> $1 \mathrm{MHz}(32 \mathrm{~m} /$ <br> 105 ft . shileded) |
| Input signals <br> - Incremental | 2 pulse trains displaced by $90^{\circ}$ 1 zero pulse |
| -24 V initiator (BERO) - SSI - SSI | 1 pulse train Absolute value |
| Input currents $\begin{aligned} & -5 \mathrm{~V} \\ & -24 \mathrm{~V} \end{aligned}$ | to RS 422 typ. 5 mA |

## Digital Inputs

| Input voltage range | -3 V to +30 V |
| :--- | :--- |
|  |  |
| Galvanic isolation | no |
| 0 signal | -3 V to +5 V |
| 1 signal | +13 V to +30 V |
| Permissible zero-signal current |  |
| at 0 signal | 1.1 mA |
| Input current at 24 V | typ. 5 mA |

Other: If the digital inputs are used, they must always be connected to a defined potential ( $0 \mathrm{~V}, 24 \mathrm{~V}$ ) and must not be kept open.

## Digital Outputs

Output voltage range
Galvanic isolation
Output current at 1 signal Short-circuit protection

Cable length, shielded

## Supply Voltage

Logic voltage from 24 V
supply produced with switchedmode power supply
Current consumption from 24 V
without outputs and sensors typ. 120 mA
Undervoltage monitoring
Power Loss
$\mathrm{V}_{\text {internal }}<4.65 \mathrm{~V}$

Module Cycle Time (incl. dead-time compensation)

Separate cam programs with max. 32 cams each for forwards and backwards (incl. dead-time compensation) $57.6 \mu \mathrm{~s}$ "Common" cam program with max. 32/64 cams for forwards and backwards
57.6/115.2 $\mu \mathrm{s}$

A separate manual is available for the electronic cam controller. It can be ordered under the order number 6ES5 998-5SL21.

The IP 264 can be used both for rotary and linear axes.
The IP 264 electronic cam controller makes electronic processing of cams economical even for applications in the lower performance range.

32 cams which can be allocated as desired to 16 tracks have a switching accuracy of better than 1 degree at 2400 revolutions per minute. This corresponds to a response time of less than $60 \mu \mathrm{~s}$. For applications with low precision requirements it is even possible to program 64 cams.

It is also possible to integrate 32 cams each into a cam program for "forwards" and a cam program for "backwards". Switchover between these two programs is carried out by automatic direction sensing of the IP 264 or it is controlled by the SIMATIC S5.

All cams can be defined either as path-path cams or as path-time cams.

## Dead Time Compensation

Through the speed-dependent, dynamic shift, each individual cam compensates the dead time of the actuator connected (e.g. pneumatic valve) at a scanning rate of $60 \mu \mathrm{~s}$. This enables the utmost accuracies to be achieved even at changing drive speeds.

## Direct Process Connection

In order to be able to pass on the short response time of the IP 264 directly to the process, a digital output ( $24 \mathrm{~V}, 0.3 \mathrm{~A}$ ) is available on the module for each track. Generally, the units to be controlled can be connected directly. Auxiliary contactors are required only for actuators with a higher current consumption.

The sensors to be connected can be incremental encoders, absolute SSI encoders (SSI= synchronous serial interface) or simple 24 V signal sensors (e.g. BEROs). The sensor data can be looped through to further modules via the additional sensor output, without separating the sensor cables mechanically or using additional fan-out units.

## Installation

As other I/O modules, the IP 263 is mounted on the bus unit (see chapter 3).

## Addressing

The IP 264 is addressed like a 4-channel analog module.
$\qquad$


| Technical Specifications |  | Digital 24 V outputs (9-pin sub D socket connector) |  |
| :---: | :---: | :---: | :---: |
| Current consumption from |  |  |  |
| +9 V (CPU) | <175 mA | Number of outputs | 8 |
| Signal status display | only for 24 V inputs | Galvanic isolation | no |
|  | (green LEDs) | Status display | Yes, on 5 V side |
| Operating status display | STOP (red LED) <br> RUN (green LED) | Short-circuit protection | Yes, electronic clock cycle |
|  |  | Load voltage L+ |  |
| Memory submodule | EPROM/EEPROM | - Rated value <br> - Permissible range | $\begin{aligned} & 24 \mathrm{~V} D \mathrm{DC} \\ & 20 \text { to } 30 \mathrm{~V} \end{aligned}$ |
| Power loss | typ. 2.3 W | Output current at "1" signal |  |
|  |  |  | 0.5 A at $60^{\circ} \mathrm{C}$ |
| Weight | $\begin{aligned} & \text { approx. } 300 \mathrm{~g} \\ & \text { (10.6 oz.) } \end{aligned}$ | Permissible total current of output |  |
|  |  |  | 2 A at $60^{\circ} \mathrm{C}$ |
| Digital 24 V Inputs (9-pin sub D connector) |  |  |  |
|  |  | Connection of outputs in parallel |  |
| Number of inputs | 8 |  | $\begin{aligned} & \text { possible in pairs } \\ & \left(\mathrm{I}_{\text {outp }}=0.8 \times \mathrm{I}_{\text {rated }}\right) \end{aligned}$ |
| Galvanic isolation | no |  |  |
|  |  | Output frequency at ohmic load | $\max .1 \mathrm{kHz}$ at |
| Status display | Yes, on 5 V side |  | 15 mA load* |
| Input votlage L+ |  |  | 50 mA load* |
| - Rated value | 24 V DC |  | $\max .4 \mathrm{kHz}$ at |
| - for "0" signal | 0 to 5 V |  | $500 \mathrm{~mA} \mathrm{load}{ }^{*}$ |
| - for "1" signal | 11 to 30 V (IEC 65A) |  |  |
|  |  | Cable length | max. 100 m ( 330 ft ) |
| Input current at "1" signal | (IEC 65 A) | Lamp load | max. 2 W |
| Connection of 2-wire BERO | possible (zero signal current 1.5 mA ) | Residual current at "0" signal | max. 1 mA |
|  |  | Voltage drop at "1" signal | max. 1 V |
| Input frequency | max. 10 kHz | Limitation of inductive cut-off voltage | -15 V |
| Cable length (shielded) | max. 100 m (330 ft.) | Delay time of output circuit |  |
|  |  |  |  |  |
| Delay time of input circuit |  | - Rising edge <br> - Falling edge, depending on ohmic load: | typ. $10 \mu \mathrm{~s}$ |
| - Ralling edge | $\begin{aligned} & \text { yp. } 15 \mu \mathrm{~s} \\ & \text { typ. } 10 \mu \mathrm{~s} \end{aligned}$ |  | typ. $150 \mu \mathrm{~s}$ at |
|  |  |  | 15 mA load* |
| 5 V differential inputs <br> (15-pin D sub HD socket connector) |  |  | typ. $90 \mu \mathrm{~s}$ at |
|  |  |  | 50 mA load* |
| Number and type of input signals | 3 differential signals |  | 500 mA load* |
|  | RS 422 |  |  |
|  |  | Expansion input and outputs <br> (15-pin D sub HD socket connector) |  |
| Input frequency | max. 58 kHz |  |  |  |
| Pulse length <br> - "Low" level <br> - "High" level | $\begin{aligned} & \min .8 .6 \mu \mathrm{~s} \\ & \min .8 .6 \mu \mathrm{~s} \end{aligned}$ | Number of inputs and outputs | 8 (any desired mixture of I/Os can be configured) |
|  |  |  |  |
|  |  |  |  |
| Cable length (shielded) | max. 32 m ( 105 ft ) | Connector for 24 V load voltage (2-pin) |  |
|  |  | Permissible cross-sections of <br> - Flexible cable H07V-K |  |
|  |  | with end sleeve | 0.5 to $1.5 \mathrm{~mm}^{2}$ |
|  |  | - Solid cable H07V-U | 0.5 to $2.5 \mathrm{~mm}^{2}$ |

[^7]The IP 265 High Speed Sub Control is a powerful, user-programmable I/O module which relieves the CPU's of the SIMATIC S5-100 systems of automation tasks which place great demand on speed and reproducibility.

A separate manual is available for the IP 265. It can be ordered under the order number 6ES5 9985SH21.

## Function

The IP 265 High Speed Sub Control is available with a COM software package which is required to determine the function of the module.

The use of the IP 265 in an S5 system enables rapid I/O processing in the millisecond range. By implementation of an FPGA (Field Programmable Gate Array) in the IP 265 it is possible to process process signals in parallel and very fast.

The IP 265 user program consists of elementary basic functions such as logic operations, counters, timers or comparators. The structure of the IP 265 user program is based on the CSF5 type of representation.

The following can be used:

- Either a user-programmed user program
or
- a fixed-programmed standard program from SIEMENS.

The COM 265 is available for user-programming of the IP 265. Besides it being programmable, the IP 265 can also be used to implement the special "counter" function with a fixed-program standard program. For this purpose, SIEMENS AG offers a memory submodule for the IP 265 with the standard "counter" function.

The IP 265 user program is automatically processed by the IP 265. It conditions process input signals to process output signals. The IP 265 can read 11 process inputs ( $8 \times 24 \mathrm{~V}$ inputs, $3 \times 5$ differential inputs) and set 8 process outputs ( 24 V outputs).

The program capacity of the FPGA and the number of process inputs/outputs of one IP 265 are limited. The IP 265 is therefore used for rapid sub controls. By adding one IP 265 to another, complex sub-processes can be controlled with this module.

## Installation

As other I/O modules, the IP 265 High Speed Sub Control is mounted on a bus unit.

## Adressing

The module is addressed like a 4-channel analog module.


| Technical Specifications |  |
| :---: | :---: |
| Analog Output |  |
| Output signal range | $\pm 10 \mathrm{~V}$ |
| Digital signal representation | 13 bits plus sign |
| Short-circuit proof | yes |
| Reference potential of the analog output signal | analog ground of the power section |
| Cable length shielded max. | 32 m (105 ft.) |
| Pulse Input |  |
| Position decoder | incremental |
| Traverse range | $\pm 32767.999 \mathrm{~mm} /$ 0.1 inch/degree |
| Input voltages for the tracks <br> - differential inputs <br> - asymmetrical inputs | 5 V/RS 422 <br> 24 V/typ. 7.3 mA |
| Supply voltage for the sensor |  |
| Input Frequency and Cable Length |  |
| Symmetrical sensors (5V) max. | 500 kHz , <br> 30 m (98 ft.) shielded <br> cable length |
| Asymmetrical sensors ( 24 V ) max. | 100 kHz for 25 m (82 ft.) cable length shielded |
| max. | 25 kHz for 100 m ( 330 ft .) cable length shielded |
| Input Signals | 2 pulse series 90 degrees out of phase 1 zero pulse |
| Digital Inputs |  |
| Input voltage range | $\pm 30 \mathrm{~V}$ |
| Galvanic isolation | no |
| "0" signal | - 30 V to +5 V |
| "1" signal | 13 V to 30 V |
| Permissible zero signal current at "0" signal | 1.5 mA |
| Typ. input current at 24 V | 7.3 mA |
| Digital Outputs |  |
| Output voltage range | 20 V to 30 V |
| Galvanic isolation | no |
| Max. output current at "1" signal | 100 mA |
| Short-circuit protector | short-circuit proof output |
| Cable length shielded max. | 100 m (330 ft.) |
| Supply Voltage |  |
| Logic voltage from 24-V ext. supply produced with switched-mode power supply | 4.7 V to 5.5 V |
| Current consumption from 24-V supply without outputs and $24-\mathrm{V}$ sensor | 180 mA |

$\qquad$

Because of its performance capability and the complexity of its description, the IP 266 has its own manual that you can order separately. The order number is: 6ES5 998-5SC21. The positioning control module IP 266 expands the field of application for "positioning operations" of the S5-100U.

As an "intelligent I/O module", it allows you to use open-loop as well as closed-loop control positioning.

The positioning operations are processed independently of the execution times of the user programs in the programmable controller. Thus the CPU is not burdened with positioning jobs constantly being processed. You can plug the IP 266 into slots 0 to 7 on the S5-100U. The IP 266 is assigned addresses in the analog address area of the programmable controller.

## Operation Principle of the IP 266

The IP 266 enables you to control the positioning operation of your drive exactly.
The module delivers a voltage setpoint in the range of $\pm 10 \mathrm{~V}$ via an analog output for the control of a power section for servo motors.

The IP 266 needs exact data about your drive system in order to calculate speed, acceleration, or traverse residual distances. This data can be stored in an EEPROM that is permanently installed in the programmable controller. By using its own start-up routine, this data can be accessed immediately after you switch on the programmable controller and can be processed directly.

The IP 266 allows you to select between a linear axis and a circular axis. You can also select the unit of measurement for processing the data: either [mm], [in.] or [deg].

| Linear Axis | Circular Axis |
| :---: | :---: |
|  | Beginning/end of traversing range |
|  | Continuous belt |
| Possible parameter units: [mm], [in.] | Possible parameter units: [deg], [mm], [in.] |

Figure 15-27. Units of Measurement that IP 266 Can Process for Circular Axis and Linear Axis

Besides purely traversing movements, other operating modes allow offset generation of axis coordinates or drift compensation in the system.

In addition, the IP 266 offers operating modes to read data such as positioning actual value or residual traversing distances.

In order to use the IP 266 in an automatic manufacturing process, it is possible to combine individual traversing applications, positioning corrections, offsets or dwell times in a "traversing program". These traversing programs can be called up via two special operating modes and processed automatically or semi-automatically.

Such a traversing program can be created by using the "learning capable" "Teach-in mode" for positioning applications. The information from single positioning applications can be stored at the end of an operation in a traversing program.

## Positioning

For the positioning operation, the IP 266 calculates the setpoint from the selected end data and velocity data in conjunction with the programmed machine data. The actual value follows the selection. The deviation (following error) that occurs reaches a constant value after the short start-up phase and must reach zero at the end of the positioning operation.


Figure 15-28. Course of a Following Error during a Positioning Operation

## Overview of the Operation Modes

Table 15-8. Designation of the Operating Modes

| List of the Operating Modes |  |  |
| :---: | :---: | :---: |
| JOG 1 | AUTOMATIC SINGLE BLOCK | ACKNOWLEDGE ERROR |
| JOG 2 | TEACH-IN ON | DRIFT COMPENSATION ON |
| CONTROLLED JOG | TEACH-IN OFF | DRIFT COMPENSATION OFF |
| FOLLOW-UP MODE | ZERO OFFSET ABSOLUTE | RAM EEPROM |
| REFERENCE POINT | ZERO OFFSET RELATIVE | READ ACTUAL POSITION |
| INCREMENTAL ABSOLUTE | CLEAR ZERO OFFSET | READ FOLLOWING ERROR |
| INCREMENTAL RELATIVE | TOOL OFFSET ON | READ DISTANCE TO GO |
| AUTOMATIC | TOOL OFFSET OFF | SYNCHRONIZE IP |

The COM 266 software package offers user friendly operation and programming. The IP 266 exchanges all data with the programmable controller via a serial interface. All tasks written in 8 -byte messages are sent to the IP 266 during the program cycle via the process output image table (PIQ). The IP 266 transmits feedback messages cyclically via the process image input table (PII). These messages can be about the actual value position, remaining traversing distance, or following error as well as a status byte, error byte, the current operation mode, and special data from the traversing program.

## Installation

1. Plug the IP 266 into a bus unit like any other I/O module (see chapter 3 ).
2. Insert the IP 266 only into slots 0 to 7 .
3. Connect the external switches to the digital inputs of the IP 266 via the terminal block. These switches are used to limit the traversing range. They also allow you to intervene at any time into the processing of the module.

- The IP 266 can bypass the STEP 5 OB1 cycle, via three digital outputs, and send signals directly to external I/Os. The controller must, however, be enabled (function signal enable controller, FUM) and must be connected to the power section of the drive.

4. Connect the servo motor's power section to the 9-pin subminiature D female connector.
5. Connect the incremental encoder to the left 15-pin subminiature $D$ female connector ENCODER.

You can connect a programmer with screen to the 15 -pin subminiature $D$ female connector on the right side to operate the IP 266 via the COM software.
$\qquad$
15.12 Stepper Motor Control Module IP 267
(6ES5 267-8MA11)


Because of its performance capability and the complexity of its description, the IP 267 has its own manual that you can order separately. The order number is: 6ES5 998-5SD21. The IP 267 Stepper Motor Control Module expands the field of application as an intelligent I/O module (IP) of the S5-100U and S5-95U programmable controllers for "closed-loop control positioning". The IP 267 controls positioning processes independently of the run time of user programs in the programmable controller. The CPU is not loaded with processing positioning job operations.

You can plug the IP 267 into slots 0 to 7 in the programmable controller. It then occupies addresses in the analog address area of the programmable controller.

## Principle of Operation

The IP 267 generates pulses for the stepper motor power section. The number of output pulses determines the length of the traversing path. The pulse frequency is a measure of the velocity. Each pulse causes the stepper motor shaft to turn through a certain angle. In the case of high-speed pulse trains, this step movement becomes a constant rotational movement. Stepper motors can reproduce all movement sequences only as long as no steps are lost. Step losses can be caused when load variations occur or when the programmed pulse trains exceed motor-specific values.

To enable the IP 267 to generate these pulse trains, the user must enter the following data:

- Configuration data: This data describes the individual stepper motors and the technical characteristics of the drive system.
- Positioning data: This data describes the individual traverse jobs and indicates the velocities, directions, and lengths of the configured paths.

The IP exchanges data with the programmable controller via the serial interface. During the program scans, all necessary information is sent from the process image output table (PIQ) to the IP 267 in 4-byte messages. The IP 267 cyclically transmits feedback signals on the remaining distance to go and various status bits to the process image input table (PII).

Using the configuration and positioning data settings, the IP 267 generates a symmetrical traverse profile consisting of an acceleration ramp, a constant velocity range, and a deceleration ramp.


Figure 15-29. Velocity Profile of the IP 267

Using a limit switch on the digital inputs, IP 267 can monitor the limits of a traversing range and stop the traversing movement when the permissible range limit is exceeded.

The activated input "external stop" causes a calculated decelerating of the traversing movement.
An emergency limit switch can be installed at input "IS" (pulse inhibit). When this switch responds, the pulse output is interrupted immediately.

For a reference point approach operation, an additional switch can be connected at input REF that lies within the traversing zone. The reference point approach operation is also possible without this switch.

Status LEDs provide you with the following information:

- The IP 267 is configured RDY
- Pulse outputs during a positioning operation

ACT

- Interruption of the positioning operation ABT

There are four operating modes:

- STOP
- START FORWARDS
- START BACKWARDS
- NEUTRAL


## Installation

1. Plug the IP 267 into a bus unit like any other I/O module (see chapter 3).
2. Insert the IP 267 module only into slots 0 to 7 .
3. Connect the external switches to the DIs of the IP 267 via the terminal block.
4. Connect the stepper motor's power section to the 9-pin subminiature $D$ female connector.

## Addressing

The IP 267 is addressed like an analog module.
$\qquad$
15.13 Communications Modules
15.13.1 Printer Communications Module CP 521SI


The CP 521 SI (Serial Interface) communications module is a powerful I/O module with its own central processor.

A separate manual is available for this module. It can be ordered under the order number 6ES5 9981UD21.

The following is an overview of the module's mode of operation.

## Function

The CP 521 SI can be used for unidirectional and bidirectional data exchange.

## Unidirectional Data Exchange

For unidirectional data traffic, the CP 521 is provided with a printer driver. If the printer driver is used, the following must be connected to the serial interface of the CP 521 SI :

- A printer with TTY interface (active) or
- A printer with V. 24 (RS 232C) interface.

This enables you to log process states and process disturbances. The output of messages on the printer does not extend the response time of the programmable controller.

The following messages and texts can be output:

- Message texts, which you have configured on a memory submodule in data blocks DB 2 to 63.
- Time of day and date, which are provided by the module's own clock
- Values for variables which are transmitted to the CP 521 SI via the I/O bus.

The message texts are stored on an EPROM or EEPROM memory submodule (up to 8/16 Kbytes).

## Bidirectional Data Exchange

The following drivers are implemented for the bidirectional data exchange:

- ASCII driver, transparent
- ASCII driver, interpreting mode I and interpreting mode II
- "3964(R)" driver
- SINEC L1 driver, master (point-to-point)
- SINEC L1 driver, slave
- Terminal driver

The use of these drivers enables the transmission of data frames between the CPU and an I/O device connected to the CP 521 SI .

The maximum data flow rate is 6 bytes of user data per 2 program cycles; i.e. at a program cycle time of, for example, 50 ms a maximum of 60 bytes per second can be transmitted.

The following terminals and communications devices can be used as I/O devices:

- Keyboard
- Terminal
- Another CP 521 SI
- CP 523
- S5-95U with second serial interface
- CP 524/CP 525-2 (in connection with special driver 6ES5 897-2AB11)
- CPU 944 (with ASCII driver, 3964(R) driver)
- Other I/O devices with serial interface, e.g. bar code readers

Which of the I/O devices and transmission modes are used depends on the intended application of data transmission. In the bidirectional data exchange mode of the module you are, for example, able to network programmable controllers (point-to-point link).

I/O devices and CP 521 SI are connected with each other via a serial interface. Either a passive TTY interface or a 24 V voltage interface are available (programmable).

Parameterizing (matching) of the I/O interface and configuring of the message texts are supported by the DB editor of programmers. The parameters of the I/O interface are stored either on a memory submodule in DB1 or are directly transmitted in the user program. The CP 521 SI can be programmed and operated wihtout the COM software.

## Integrated Real-Time Clock

The CP 521 SI has it's own real-time clock which is battery-backed when the module is in the deenergized state. Independent of the type of function selected for the CP 521 SI , the clock data can be read from the CPU and can be used in the user program for date and time-dependent tasks.

## Installation

- As other I/O modules, the CP 521 SI is mounted on the bus unit (see chapter 3).
- Plug the module only into slots 0 to 7 .
- The module has no connection to the terminal block.
- Connect the printer to the module via a 25 -pin sub-D female connector.


## Adressing

The CP 521 SI is addressed like a 4-channel analog module.
15.13.2 Communications Module CP 521 BASIC
(6ES5 521-8MB12)


The CP 521 BASIC is a powerful peripheral module that can be used with the SIMATIC systems S5-90U, S5-95U, and the S5-100U. It has its own central processor (cannot be used with the CPU 100, version 8MA01).

A separate manual for this module is available. The order number is 6ES5 998-0UW21.
A brief overview of the functions of this module follows.

## Function

This module comes with a special COM software package that is required for generating and storing BASIC programs (on a floppy disk or an EPROM submodule).

Since the CP 521 includes a basic interpreter, you can create and run BASIC programs that exchange data with a CPU and a connected peripheral device. Use a programmer or a PC terminal and the COM software to program the BASIC interpreter.

You can store the BASIC programs in the module's own battery backed-up RAM or on a plug-in memory submodule.

Connect programmers or PC terminals to the CP 521 via a serial interface. You can choose (by setting parameters) between a passive TTY current-loop interface or a RS-232 C V. 24 interface to connect a programmer or terminal. Connect a printer to the unidirectional V. 24 interface of the module to print listings or messages.

Change parameter settings for the peripheral interface by using a BASIC command or by using the BASIC program.

The CP 521 has an integral real-time clock that can be backed up by a battery. You can use the clock data in unidirectional data traffic to log process statuses or process malfunctions.

## Installation

1. Install the communications module on the bus module like any other I/O module (see chapter 3)
2. Plug the module only into slots 0 to 7 .
3. The module has no connection to the terminal block.
4. Connect the printer to the module via a 25 -pin sub-D female connector.

## Addressing

The module is addressed like a 4-channel analog module.

## Appendices

Appendix A Operations List, Machine Code and List of Abbreviations Appendix B Dimension Drawings
Appendix C Active and Passive Faults in Automation Equipment / Guidelines for Handling Electrostatic Sensitive Devices
Appendix D Information for Ordering Accessories
Appendix E Reference Materials
Appendix F Siemens Addresses Worldwide

## A Operations List, Machine Code and List of Abbreviations

A. 1 Operations List
A.1.1 Basic Operations
A.1.2 Supplementary Operations
A.1.3 System Operations, for CPU 102 and Higher
A.1.4 Evaluation of CC 1 and CC 0
A. 2 Machine Code Listing
A. 3 List of Abbreviations ..... A - 18

## A Operations List, Machine Code and Abbreviations

## A. 1 Operations List

## A.1.1 Basic Operations

| For organization blocks (OB) For program blocks (PB) |  |  |  |  | 邓 For function blocks (FB) <br> For sequence blocks (SB) |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oper- | Permissible | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  |
| (STL) |  | 1 | 2 | 3 | CPU 100 | CPU 102 | $$ |  |

Boolean Logic Operations

| A | I, Q | N | Y | N | $\begin{aligned} & \text { typ. } \\ & 70 \end{aligned}$ | 4 | 1.6 | 0.8 | Scan operand for "1" and combine with RLO through logic AND. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F | N | Y | N |  |  |  |  |  |
|  | T | N | Y | N |  | 7 |  |  |  |
|  | C | N | Y | N |  |  |  |  |  |
| AN | I, Q | N | Y | N | $\begin{gathered} \text { typ. } \\ 75 \end{gathered}$ | 4 | 1.6 | 0.8 | Scan operand for "0" and combine with RLO through logic AND. |
|  | F | N | Y | N |  |  |  |  |  |
|  | T | N | Y | N |  | 9 |  |  |  |
|  | Z | N | Y | N |  |  |  |  |  |
| 0 | I, Q | N | Y | N | typ.$75$ | 4 | 1.6 | 0.8 | Scan operand for "1" and combine with RLO through logic OR. |
|  | F | N | Y | N |  |  |  |  |  |
|  | T | N | Y | N |  | 7 |  |  |  |
|  | C | N | Y | N |  |  |  |  |  |
| ON | I, Q | N | Y | N | typ.80 | 4 | 1.6 | 0.8 | Scan operand for "0" and combine with RLO through logic OR. |
|  | F | N | Y | N |  |  |  |  |  |
|  | T | N | Y | N |  | 9 |  |  |  |
|  | C | N | Y | N |  |  |  |  |  |
| 0 |  | N | Y | Y | 41 | 7 | 1.6 | 0.8 | Combine AND operations through logic OR. |
| A( |  | N | Y | Y | 61 | 6 | 1.6 | 0.8 | Combine expressions enclosed in parentheses through logic AND ( 6 nesting levels). |
| $\mathrm{O}($ |  | N | Y | Y | 64 | 6 | 1.6 | 0.8 | Combine expressions enclosed in parentheses through logic OR (6 nesting levels). |
| ) |  | N | Y | N | 51 | 13 | 1.6 | 0.8 | Close parentheses (conclusion of a parenthetical expression). |

Set/Reset Operations

| S | $\mathrm{I}, \mathrm{Q}$ | Y | N | Y | typ. | 7 | 1.6 | 0.8 | Set operand to "1". |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
|  | F | Y | N | Y | 70 |  |  |  |  |

1 RLO dependent?
2 RLO affected?
3 RLO reloaded?
$\qquad$

| Operation | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | CPU 100 | CPU 102 | CPU 103 <br> MA02 |  |  |
| Set/Reset Operations (cont.) |  |  |  |  |  |  |  |  |  |
| R | I, O | Y | N | Y | $\begin{aligned} & \text { typ. } \\ & 70 \end{aligned}$ | 7 | 1.6 | 0.8 | Reset operand to "0". |
|  | F | Y | N | $Y$ |  |  |  |  |  |
| = | I, O | N | N | $Y$ | $\begin{aligned} & \text { typ. } \\ & 70 \end{aligned}$ | 6 | 1.6 | 0.8 | Assign value of RLO to operand. |
|  | F | N | N | Y |  |  |  |  |  |

## Load Operations

| L | IB | N | N | N | 59 | 14 | 1.6 | 0.8 | Load an input byte from the PII into ACCU 1. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | QB | N | N | N | 63 | 14 | 1.6 | 0.8 | Load an output byte from the PIQ into ACCU 1. |
| L | IW | N | $N$ | N | 59 | 17 | 1.6 | 0.8 | Load an input word from the Pll into ACCU 1: byte n ACCU 1 (bits 8-15); byte $\mathrm{n}+1$ ACCU 1 (bits 0-7) |
| L | QW | N | N | N | 63 | 17 | 1.6 | 0.8 | Load an output word from the PIQ into ACCU 1: byte n ACCU 1 (bits 8-15); byte $\mathrm{n}+1$ ACCU 1 (bits 0-7) |
| L | PY | -- | -- | N | -- | -- | 91 | 68 | Permissible in OB2 and OB13. Load an input byte of the digital/analog inputs from the interrupt PII into ACCU 1. |
| L | PW | - | -- | N | -- | -- | 92 | 69 | Permissible in OB2 and OB13. Load an input byte of the digital/analog inputs from the interrupt PII into ACCU 1. |
| L | FY | N | N | N | 64 | 14 | 1.6 | 0.8 | Load a flag byte into ACCU 1. |
| L | FW | N | N | N | 71 | 17 | 1.6 | 0.8 | Load a flag word into ACCU 1: byte n ACCU 1 (bits 8-15); byte $\mathrm{n}+1$ ACCU 1 (bits 0-7). |
| L | DL | N | $N$ | N | 65 | 39 | 82 | 1.7 | Load a data word (left-hand byte) of the current data block into ACCU 1. |
| L | DR | N | N | N | 65 | 41 | 83 | 1.7 | Load a data word (right-hand byte) of the current data block into ACCU 1. |
| L | DW | N | N | N | 66 | 43 | 85 | 2.0 | Load a data word of the current data block into ACCU 1: byte n ACCU 1 (bits 8-15); byte $\mathrm{n}+1$ ACCU 1 (bits 0-7). |

* 1 RLO dependent?

2 RLO affected?
3 RLO reloaded?

| Operation <br> (STL) | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | CPU 100 | CPU 102 | CPU 103 <br> MA02 MA03 |  |  |

Load Operations (cont.)

| L | KB | N | N | N | 54 | 7 | 59 | 1.45 | Load a constant (1-byte <br> number) into ACCU 1. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| L | KS | N | N | N | 57 | 7 | 1.6 | 0.8 | Load a constant (2 characters <br> in ASCII format) into ACCU 1. |
| L | KF | N | N | N | 57 | 7 | 1.6 | 0.8 | Load a constant (fixed-point <br> number) into ACCU 1. |
| L | KH | N | N | N | 57 | 7 | 1.6 | 0.8 | Load a constant (hexadecimal <br> code) into ACCU 1. |
| L | KM | N | N | N | 57 | 7 | 1.6 | 0.8 | Load a constant (bit pattern) <br> into ACCU 1. |
| L | KY | N | N | N | 57 | 7 | 1.6 | 0.8 | Load a constant (2-byte <br> number) into ACCU 1. |
| L | KT | N | N | N | 57 | 7 | 1.6 | 0.8 | Load a constant (time in BCD) <br> into ACCU 1. |
| L | KC | N | N | N | 57 | 7 | 1.6 | 0.8 | Load a constant (count in <br> BCD) into ACCU 1. |
| L | $\mathrm{T}, \mathrm{C}$ | N | N | N | typ. <br> 70 | 19 | 1.6 | 0.8 | Load a time or count (in binary <br> code) into ACCU 1. |
| LC | T | N | N | N | 125 | 69 | 154 | 1.8 | Load times or counts (in BCD) <br> into ACCU 1. |

Transfer Operations

| T | IB | N | N | N | 51 | 5 | 1.6 | 0.8 | Transfer the contents of ACCU 1 to an input byte (into the PII). |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T | QB | N | N | N | 54 | 5 | 1.6 | 0.8 | Transfer the contents of ACCU 1 to an output byte (into the PIQ). |
| T | IW | N | N | N | 53 | 11 | 1.6 | 0.8 | Transfer the contents of ACCU 1 to an input word (into the PII): <br> ACCU 1 (bits $8-15$ ) byte $n$; ACCU 1 (bits 0-7) byte $n+1$. |
| T | QW | N | N | N | 56 | 11 | 1.6 | 0.8 | Transfer the contents of ACCU 1 to an output word (into the PIQ): <br> ACCU 1 (bits 8 -15) byte n ; ACCU 1 (bits $0-7$ ) byte $\mathrm{n}+1$. |
| T | PY | -- | -- | N | -- | -- | 60 | 37 | Permissible in OB2 and OB13. <br> Transfer the contents of ACCU 1 to the interrupt PIQ with updating of the PIQ. |

* 1 RLO dependent? 2 RLO affected? 3 RLO reloaded?
$\qquad$

| Operation (STL) | Permissible Operands | RLO* |  |  | Execution Time in $\boldsymbol{\mu s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | CPU 100 | CPU 102 | CPU 103 <br> MA02 MA03 |  |  |


| T | PW | -- | -- | N |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |

## Timer Operations

| SP | T | Y | N | Y | 125 | 74 | 147 | 1.9 | Start a timer (stored in <br> ACCU 1) as a signal- <br> contracting pulse. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| SE | T | Y | N | Y | 125 | 74 | 147 | 1.9 | Start a timer (stored in <br> ACCU 1) as extended pulse <br> (signal contracting and <br> stretching). |
| SD | T | Y | N | Y | 127 | 76 | 150 | 1.9 | Start an on-delay timer (stored <br> in ACCU 1). |
| SS | T | Y | N | Y | 127 | 76 | 150 | 1.9 | Start a stored on-delay timer <br> (stored in ACCU 1). |
| SF | T | Y | N | Y | 125 | 74 | 144 | 1.9 | Start an off-delay timer (stored <br> in ACCU 1). |
| R | T | Y | N | Y | 126 | 75 | 96 | 1.9 | Reset a timer. |
| Coun |  |  |  |  |  |  |  |  |  |

## Counter Operations

| CU | C | Y | N | Y | 79 | 42 | 105 | 1.9 | Counter counts up 1. |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :--- |
| CD | C | Y | N | Y | 92 | 31 | 117 | 1.9 | Counter counts down 1. |

[^8]| Oper- | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (STL) |  | 1 | 2 | 3 | CPU 100 | CPU 102 | $\begin{array}{c\|c} \hline \text { CPU } 103 \\ \text { MA02 } & \text { MA03 } \end{array}$ |  |  |

Counter Operations (cont.)

| S | C | Y | N | Y | 118 | 67 | 141 | 1.9 | Set counter. |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| R | C | Y | N | Y | 69 | 12 | 96 | 1.9 | Reset counter. |

## Arithmetic Operations

| $+F$ |  | N | N | N | 55 | 26 | 1.6 | 0.8 | Add two fixed-point numbers: <br> ACCU 1+ACCU 2. <br> CC 1/CC 0/OV are affected. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| -F |  | N | N | N | 58 | 23 | 1.6 | 0.8 | Subtract one fixed-point <br> number from another: <br> ACCU 2-ACCU 1. <br> CC 1/CC 0/OV are affected. |

Comparison Operations

| ! $=\mathrm{F}$ | $N$ | Y | $N$ | 79 | 24 | 1.6 | 0.8 | Compare two fixed-point numbers for "equal to": If ACCU 2=ACCU 1, the RLO is " 1 ". <br> CC 1/CC 0 are affected. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ><F | N | Y | N | 82 | 27 | 1.6 | 0.8 | Compare two fixed-point numbers for "not equal to": If ACCU 2 ACCU 1, the RLO is " 1 ". <br> CC 1/CC 0 are affected. |
| >F | N | Y | N | 79 | 24 | 1.6 | 0.8 | Compare two fixed-point numbers for "greater than": If ACCU $2>A C C U 1$, the RLO is " 1 ". CC $1 /$ CC 0 are affected. |
| >=F | N | Y | N | 79 | 24 | 1.6 | 0.8 | Compare two fixed-point numbers for "greater than or equal to": If ACCU 2 ACCU 1 , the RLO is " 1 ". CC 1/CC 0 are affected. |
| $<\mathrm{F}$ | N | Y | N | 82 | 27 | 1.6 | 0.8 | Compare two fixed-point numbers for "less than": If ACCU 2 < ACCU 1 , the RLO is " 1 ". CC $1 /$ CC 0 are affected. |
| $<=F$ | N | Y | N | 82 | 27 | 1.6 | 0.8 | Compare two fixed-point numbers for "less than or equal to": If ACCU 2 ACCU 1, the RLO is " 1 ". CC $1 / C C 0$ are affected. |

[^9]| Oper- | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (STL) |  | 1 | 2 | 3 | CPU 100 | CPU 102 | CPU 103  <br> MA02 MA03 |  |  |

## Block Call Operations

| JU | PB | N | N | Y | 125 | 49 | 185 | 3.35 | Jump unconditionally to a <br> program block. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| JU | FB | N | N | Y | 147 | 49 | 187 | 3.35 | Jump unconditionally to a <br> function block. |
| JU | SB | N | N | Y | -- | -- | 185 | 3.35 | Jump unconditionally to a <br> sequence block. |
| JC | PB | Y | $\mathrm{Y}^{11)}$ | Y | 130 | 53 | 190 | 3.35 | Jump conditionally to a <br> program block. |
| JC | FB | Y | $\mathrm{Y}^{11)}$ | Y | 152 | 53 | 196 | 3.35 | Jump conditionally to a <br> function block. |
| JC | SB | Y | $\mathrm{Y}^{11)}$ | Y | -- | -- | 194 | 3.35 | Jump conditionally to a <br> sequence block. |
| C | DB | N | N | N | 70 | 28 | 79 | 1.75 | Call a data block. |
| G | DB | N | N | Y | -- | -- | 233 | 182 | Generate or delete a data <br> block. |

Return Operations

| BE |  | N | N | Y | 88 | 36 | 119 | 2.5 | Block end (termination of a <br> block) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| BEC |  | Y | $\left.\mathrm{Y}^{1}\right)$ | Y | 90 | 38 | 121 | 2.5 | Block end, conditional |
| BEU |  | N | N | Y | 88 | 36 | 119 | 2.5 | Block end, unconditional (BEU <br> cannot be used in organization <br> blocks.) |

"No" Operations

| NOP 0 |  | N | N | N | 35 | 0 | 1.6 | 0.8 | No operation (all bits reset) |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| NOP 1 |  | N | N | N | 35 | 0 | 1.6 | 0.8 | No operation (all bits set) |

## Stop Operations

| STP |  | N | N | N | 35 | 1 | 53 | 25 | Stop: scanning is still comple- <br> ted before a stop. Error ID <br> "STS" is set in the ISTACK. |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Display Generation Operations |  |  |  |  |  |  |  |  |  |
| BLD <br> 130 |  | N | N | N | 35 | 0 | 1.6 | 0.8 | Display generation operation <br> for the programmer: carriage <br> return generates blank line. |
| BLD <br> 131 |  | N | N | N | 35 | 0 | 1.6 | 0.8 | Display generation operation <br> for the programmer: switch to <br> statement list (STL). |

* 1 RLO dependent?
2 RLO affected?
3 RLO reloaded?

1) RLO is set to " 1 ".

| Operation (STL) | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RL | 2 | 3 | CPU 100 | CPU 102 | $\begin{array}{c\|c} \hline \text { CPU } 103 \\ \text { MA02 } & \text { MA03 } \end{array}$ |  |  |
| Display Generation Operations (cont.) |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { BLD } \\ & 132 \end{aligned}$ |  | N | N | $N$ | 35 | 0 | 1.6 | 0.8 | Display generation operation for the programmer: switch to control system flowchart (CSF). |
| $\begin{aligned} & \text { BLD } \\ & 133 \end{aligned}$ |  | N | $N$ | N | 35 | 0 | 1.6 | 0.8 | Display generation operation for the programmer: switch to ladder diagram (LAD). |
| $\begin{aligned} & \text { BLD } \\ & 255 \end{aligned}$ |  | N | $N$ | N | 35 | 0 | 1.6 | 0.8 | Display generation operation for the programmer: terminate a segment. |

[^10]
## A.1.2 Supplementary Operations



Boolean Logic Operations

| $A=$ | Formaloperand I, Q, F, T, C | N | Y | N | -- | -- | 202 | 151 | AND operation: scan formal operand for " 1 ". <br> (Data type: BI) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AN}=$ | Formal operand I, Q, F, T, C | N | Y | N | -- | -- | 202 | 151 | AND operation: scan formal operand for " 0 ". <br> (Data type: BI) |
| $\mathrm{O}=$ | Formal operand I, Q, F, T, C | N | Y | N | -- | -- | 202 | 151 | OR operation: scan formal operand for " 1 ". <br> (Data type: BI) |
| $\mathrm{ON}=$ | Formal operand I, Q, F, T, C | N | Y | N | -- | -- | 202 | 151 | OR operation: scan formal operand for " 0 ". <br> (Data type: BI) |
| AW |  | N | N | N | 53 | 19 | 1.6 | 0.8 | Combine contents of ACCU 2 and ACCU 1 through logic AND (word operation). Result is stored in ACCU 1. CC 1/CC 0 are affected. |
| OW |  | N | N | N | 53 | 19 | 1.6 | 0.8 | Combine contents of ACCU 2 and ACCU 1 through logic OR (word operation). <br> Result is stored in ACCU 1. CC 1/CC 0 are affected. |
| XOW |  | N | N | $N$ | 51 | 19 | 1.6 | 0.8 | Combine contents of ACCU 2 and ACCU 1 through logic EXCLUSIVE OR (word operation). <br> Result is stored in ACCU 1. CC 1/CC 0 are affected. |

## Bit Operations

| TB | T, C | N | Y | N | -- | -- | 187 | 123 | Test a bit of a timer or counter <br> word for " $1 "$. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| TB | D | N | Y | N | -- | -- | 187 | 144 | Test a bit of a data word <br> for " $1 "$. |
| TB | RS | N | Y | N | -- | - | 185 | 121 | Test a bit of a data word in the <br> system data area for " $1 "$. |
| TBN | T, C | N | Y | N | -- | -- | 188 | 124 | Test a bit of a timer or counter <br> word for " 0 ". |

* 1 RLO dependent?

2 RLO affected?
3 RLO reloaded?

| Oper- | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (STL) |  | 1 | 2 | 3 | CPU 100 | CPU 102 | $$ |  |  |

Bit Operations (cont.)

| TBN | D | N | Y | N | -- | -- | 188 | 145 | Test a bit of a data word <br> for "0". |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| TBN | RS | N | Y | N | -- | -- | 186 | 122 | Test a bit of a data word in the <br> system data area for "0". |
| SU | T, C | N | N | Y | -- | -- | 180 | 125 | Set a bit of a timer or counter <br> word unconditionally. |
| SU | D | N | N | Y | -- | -- | 183 | 146 | Set a bit of a data word un- <br> conditionally. |
| RU | T, C | N | N | Y | -- | -- | 189 | 124 | Reset a bit of a timer or <br> counter word unconditionally. |
| RU | D | N | N | Y | -- | -- | 189 | 146 | Reset a bit of a data word <br> unconditionally. |

## Set/Reset Operations

| $\mathrm{S}=$ | Formal operand I, Q, F | Y | N | Y | -- | -- | 202 | 151 | Set a formal operand (when RLO=1). <br> (Data type: BI) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{RB}=$ | Formal operand I, Q, F | Y | N | Y | -- | -- | 203 | 152 | Reset a formal operand (when RLO=1). <br> (Data type: BI) |
| $\mathrm{RD}=$ | Formal operand T, C | Y | N | Y | -- | -- | 197 | 147 | Reset a formal operand (digital) (when RLO=1). |
| = $=$ | Formal operand I, Q, F | N | N | Y | -- | -- | 202 | 151 | Assign the value of the RLO to the status of the formal operand. <br> (Data type: BI) |
| FR | T, C | Y | N | Y | -- | -- | 98 | 1.9 | Enable a timer/counter for cold restart. If $\mathrm{RLO}=" 1$ ", <br> - "FR T" restarts the timer <br> - "FR C" sets, decrements, or increments the counter. |
| $\mathrm{FR}=$ | Formal op. T, C | Y | N | Y | -- | -- | 194** | 145** | Enable formal operand (timer/ counter) for cold restart (for detailed description, see "FR" operation). |
| $\mathrm{SP}=$ | Formal op. T | Y | N | Y | -- | -- | 194** | 145** | Start a timer (formal operand) as pulse with the value stored in ACCU 1. |

* 1 RLO dependent? 2 RLO affected?

3 RLO reloaded?
** +Execution of the substituted command

| Oper- | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (STL) |  | 1 | 2 | 3 | CPU 100 | CPU 102 | CPU 103  <br> MA02  |  |

## Timer and Counter Operations (cont.)

$\left.\begin{array}{|c|c|l|l|l|l|l|l|l|l|}\hline \text { SD= } & \begin{array}{c}\text { Formal op. } \\ \text { T }\end{array} & \text { Y } & \text { N } & \text { Y } & -- & -- & 194^{* *} & 145^{* *} & \begin{array}{l}\text { Start an on-delay timer (formal } \\ \text { operand) with the value stored } \\ \text { in ACCU 1. }\end{array} \\ \hline \begin{array}{c}\text { SEC } \\ =\end{array} & \begin{array}{c}\text { Formal op. } \\ \text { T, C }\end{array} & \text { Y } & \text { N } & \text { Y } & -- & -- & 194^{* *} & 145^{* * *} & \begin{array}{l}\text { Start a timer (formal operand) } \\ \text { as an extended pulse with the } \\ \text { value stored in ACCU 1, or } \\ \text { set a counter (formal operand) } \\ \text { with the next count value }\end{array} \\ \text { indicated. }\end{array}\right]$

## Load and Transfer Operations

| $\mathrm{L}=$ | Formal operand I, Q, F, T, C | N | N | $N$ | -- | -- | 142** | 148** | Load the value of the formal operand into ACCU 1. <br> Data type: BY, W Additional actual operands: DL, DR, DW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | RS | N | N | N | -- | -- | 77 | 61 | Load a word from the system data area into ACCU 1. |
| LD= | Formal operand T, C | N | N | N | -- | -- | 194** | 145** | Load the value of the formal operand in BCD code into ACCU 1. |
| LW= | Formal operand | N | N | N | -- | -- | 152 | 76 | Load a formal operand bit pattern into ACCU 1. <br> Data type: D <br> Parameter type: <br> KC, KF, KH, KM, KS, KT, KY |
| $\mathrm{T}=$ | Formal operand I, Q, F | N | N | N | -- | -- | 195** | 149** | Transfer the contents of ACCU 1 to the formal operand. Data type: BY, W Additional actual operands: DR, DL, DW |

* 1 RLO dependent? 2 RLO affected? 3 RLO reloaded?
** +Processing time for the substituted command

| Operation (STL) | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | CPU 100 | CPU 102 | $$ |  |  |

Conversion Operations

| CFW |  | N | N | N | 42 | 4 | 1.6 | 0.8 | Form the one's complement of <br> ACCU 1. |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| CSW |  | N | N | N | 60 | 23 | 1.6 | 0.8 | Form the two's complement of <br> ACCU 1. CC $1 / C C$ and OV <br> are affected. |

## Shift Operations

| SLW | Parameter $\mathrm{n}=0$ to 15 | N | N | N | $\begin{aligned} & 47+ \\ & n \cdot 10 \end{aligned}$ | $\begin{aligned} & 12+ \\ & n \cdot 10 \end{aligned}$ | 1.6 | 0.8 | Shift the contents of ACCU 1 to the left by the value specified in the parameter. Unassigned positions are padded with zeros. <br> CC 1/CC 0 are affected. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRW | Parameter $\mathrm{n}=0$ to 15 | N | N | N | $\begin{aligned} & 47+ \\ & n \cdot 10 \end{aligned}$ | $\begin{aligned} & 12+ \\ & n \cdot 10 \end{aligned}$ | 1.6 | 0.8 | Shift the contents of ACCU 1 to the right by the value specified in the parameter. Unassigned positions are padded with zeros. CC 1/CC 0 are affected. |

Jump Operations

| $\mathrm{JU}=$ | Symbolic address max. 4 characters | N | N | N | 62 | 2 | 1.6 | 0.8 | Jump unconditionally to the symbolic address. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{JC}=$ | Symbolic address max. 4 characters | Y | Y1) | Y | 65 | 5 | 1.6 | 0.8 | Jump conditionally to the symbolic address. (If the RLO is " 0 ", it is set to " 1 ".) |
| $\mathrm{JZ}=$ | Symbolic address max. 4 characters | N | N | N | 69 | 6 | 1.6 | 0.8 | Jump if the result is zero. The jump is made only if CC $1=0$ and CC $0=0$. The RLO is not changed. |
| $\mathrm{JN}=$ | Symbolic address max. 4 characters | N | N | N | 69 | 10 | 1.6 | 0.8 | Jump if the result is not zero. The jump is made only if CC 1 CC 0 . The RLO is not changed. |
| $\mathrm{JP}=$ | Symbolic address max. 4 characters | N | N | N | 71 | 6 | 1.6 | 0.8 | Jump if the sign of the result is "+". The jump is made only if CC $1=1$ and CC $0=0$. The RLO is not changed. |
| $\mathrm{JM}=$ | Symbolic address max. 4 characters | N | N | N | 71 | 6 | 1.6 | 0.8 | Jump if the sign of the result is "-". The jump is made only if CC $1=0$ and CC $0=1$. The RLO is not changed. |
| $\mathrm{JO}=$ | Symbolic address max. 4 characters | N | N | N | 65 | 4 | 1.6 | 0.8 | Jump on overflow. The jump is made only if the OVERFLOW bit is set. The RLO is not changed. |

* 1 RLO dependent? 2 RLO affected? 3 RLO reloaded?

1) RLO is set to " 1 ".

| Operation <br> (STL) | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | CPU 100 | CPU 102 | $$ |  |  |

Other Operations

| IA |  | N | N | N | -- | -- | 58 | 24 | Disable interrupt. Input/ output interrupt or timer OB processing is disabled. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RA |  | N | N | N | -- | -- | 58 | 26 | Enable interrupt. <br> This operation cancels the effect of IA. |
| D |  | N | N | N | -- | -- | 49 | 0,9 | Decrement the low byte (bits 0 to 7 ) of ACCU 1 by the value $n(n=0$ to 255). |
| 1 |  | N | N | N | -- | -- | 49 | 0,9 | Increment the low byte (bits 0 to 7 ) of ACCU 1 by the value n ( $\mathrm{n}=0$ to 255). |
| DO= | Formal operand | N | N | Y | -- | -- | 252** | 188** | Process a block. <br> (Only C DB, JU OB, J U PB, <br> JU FB, JU SB can be substituted.) <br> Actual operands: C DB, JU OB, JU PB, JU FB, JU SB |
| DO | DW*** | N | N | N | -- | -- | 229 | 171 | Process data word. The next operation is combined with the parameter specified in the data word (OR operation) and then carried out. |
| DO | FW*** | N | N | N | -- | -- | 179 | 138 | Process flag word. The next operation is combined with the parameter specified in the flag word (OR operation) and then carried out. |

* 1 RLO dependent? 2 RLO affected?

3 RLO reloaded?
** +Processing time for the substituted command
*** Permissible operations:

A, AN, O, ON
$\mathrm{S}, \mathrm{R}=$;
FR T, RT, SF T, SD T, SP T, SS T, SE T;
FR C, RC, SC, CU, CD C;

L, LC, T;
JU, JC, JZ, JN, JP, JM, JO, SLW, SRW;
D, I;
C DB, T RS, TNB

## A.1.3 System Operations, for CPU 102 and Higher

| Oper- | Permissible Operands | RLO* |  |  | Execution Time in $\mu \mathrm{s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (STL) |  | 1 | 2 | 3 | CPU 100 | CPU 102 | CPU 103  <br> MA02 MA03 |  |  |

Set Operations

| SU | RS | N | N | Y | -- | -- | 167 | 123 | Set bit in system data area <br> unconditionally. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| RU | RS | N | N | Y | -- | -- | 167 | 123 | Reset bit in system data area <br> unconditionally. |

Load and Transfer Operations

| LIR |  | N | N | N | -- | -- | 105 | 76 | Load the contents of a memory <br> word (addressed by ACCU 1) <br> indirectly into the register <br> (0: ACCU 1; 2: ACCU 2). |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| TIR |  | N | N | N | -- | -- | 85 | 61 | Transfer the register contents <br> (0: ACCU 1; 2: ACCU 2) <br> indirectly into the memory <br> word (addressed by ACCU 1). |
| TNB | Parameter <br> n=0 to 255 | N | N | N | -- | $13+\mathrm{n} \cdot 19$ <br> $(48+\mathrm{n} \cdot 19)$ | $97+$ <br> $\mathrm{n} \cdot 21$ | $75+$ <br> $\mathrm{n} \cdot 16$ | Transfer a field byte by byte <br> (number of bytes 0 to 255). |
| T | RS | N | N | N | -- | -- | 71 | 59 | Transfer a word to the system <br> data area. |

* 1 RLO dependent?

2 RLO affected?
3 RLO reloaded?

| Operation <br> (STL) | Permissible Operands | RLO* |  |  | Execution Time in $\boldsymbol{\mu s}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | CPU 100 | CPU 102 | $$ |  |  |

## Block Call Operations and Return Operations

| JU | OB | N | N | Y | -- | -- | 187 | 3.35 | Call an organization block <br> unconditionally. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| JC | OB | Y | $\mathrm{Y}^{(1)}$ | Y | -- | -- | 194 | 3.35 | Call an organization block <br> conditionally. |

## Jump Operation

| JUR |  | N | N | N | -- | -- | 131 | 82 | Jump at random within a <br> function block (jump distance <br> (32768 to +32767$)$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Arithmetic Operations

| ADD | BF | N | N | N | -- | -- | 58 | 35 | Add byte constant (fixed point) <br> to ACCU 1. |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :--- |
| ADD | KF | N | N | N | -- | - | 104 | 68 | Add fixed-point constant <br> (word) to ACCU 1. |

## Other Operations

| STS |  | N | N | N | -- | - |  | Stop operation. Program pro- <br> cessing is interrupted imme- <br> diately after this operation. |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TAK |  | N | N | N | -- | -- | 74 | 57 | Swap the contents of ACCU 1 <br> and ACCU 2. |

* 1 RLO dependent?

2 RLO affected?
3 RLO reloaded?

1) RLO is set to " 1 "

## A.1.4 Evaluation of CC 1 and CC 0

| CC 1 | CC 0 | Arithmetic <br> Operations | Digital <br> Logic <br> Operations | Comparison <br> Operations | Shift <br> Operations | Conversion <br> Operations |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Result <br> $=0$ | Result <br> $=0$ | ACCU 2 <br> $=$ ACCU 1 | shifted <br> bit $=0$ | - |
| 0 | 1 | Result <br> $<0$ | - | ACCU 2 <br> $<$ ACCU 1 | - | Result <br> $<0$ |
| 1 | 0 | Result <br> $>0$ | Result <br> 0 | ACCU 2 <br> $>$ ACCU 1 | shifted <br> bit $=1$ | Result <br> $>0$ |

## A. 2 Machine Code Listing

| Machine Code |  |  |  |  |  |  |  | Operation | Operand |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0 |  | B1 |  | B2 |  | B3 |  |  |  |
| L | R | L | R | L | R | L | R |  |  |
| 0 | 0 | 0 | 0 |  |  |  |  | NOP 0 |  |
| 0 | 1 | 0 | 0 |  |  |  |  | CFW |  |
| 0 | 2 | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | L | T |
| 0 | 3 | 01 | 0 |  |  |  |  | TNB |  |
| 0 | 4 | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | FR | T |
| 0 | 5 | 0 | 0 |  |  |  |  | BEC |  |
| 0 | 6 | $0_{c}$ | $\mathrm{O}_{\mathrm{c}}$ |  |  |  |  | FR= |  |
| 0 | 7 | $0_{c}$ | $0_{c}$ |  |  |  |  | $\mathrm{A}=$ |  |
| 0 | 8 | 0 | 0 |  |  |  |  | IA |  |
| 0 | 8 | 8 | 0 |  |  |  |  | RA |  |
| 0 | 9 | 0 | 0 |  |  |  |  | CSW |  |
| 0 | A | $\mathrm{O}_{\mathrm{a}}$ | $0_{\text {a }}$ |  |  |  |  | L | FY |
| 0 | B | $\mathrm{O}_{\mathrm{a}}$ | $0_{\text {a }}$ |  |  |  |  | T | FY |
| 0 | C | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | LC | T |
| 0 | D | $0_{i}$ | $0{ }_{i}$ |  |  |  |  | $\mathrm{JO}=$ |  |
| 0 | E | $0{ }_{c}$ | $0_{c}$ |  |  |  |  | LC= |  |
| 0 | F | $0_{c}$ | $0_{c}$ |  |  |  |  | 0 |  |
| 1 | 0 | 8 | 2 |  |  |  |  | BLD | 130 |
| 1 | 0 | 8 | 3 |  |  |  |  | BLD | 131 |
| 1 | 0 | 8 | 4 |  |  |  |  | BLD | 132 |
| 1 | 0 | 8 | 5 |  |  |  |  | BLD | 133 |
| 1 | 0 | F | F |  |  |  |  | BLD | 255 |
| 1 | 1 | $0_{n}$ | $0_{n}$ |  |  |  |  | I |  |
| 1 | 2 | $0_{a}$ | $0_{\mathrm{a}}$ |  |  |  |  | L | FW |
| 1 | 3 | $0{ }_{\text {a }}$ | 0 a |  |  |  |  | T | FW |
| 1 | 4 | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | SF | T |
| 1 | 5 | $\mathrm{O}_{\mathrm{i}}$ | $0_{i}$ |  |  |  |  | $\mathrm{JP}=$ |  |
| 1 | 6 | $0_{c}$ | $0_{c}$ |  |  |  |  | SFD= |  |
| 1 | 7 | $0_{c}$ | $0_{c}$ |  |  |  |  | S= |  |
| 1 | 9 | $0_{n}$ | $0_{n}$ |  |  |  |  | D |  |
| 1 | C | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | SE | T |
| 1 | D | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | JC | FB |


| Machine Code |  |  |  |  |  |  |  | Operation | Operand |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0 |  | B1 |  | B2 |  | B3 |  |  |  |
| L | R | L | R | L | R | L | R |  |  |
| 1 | E | $0_{c}$ | $0_{c}$ |  |  |  |  | SEC= |  |
| 1 | F | $0_{c}$ | $0_{c}$ |  |  |  |  | = |  |
| 2 | 0 | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | C | DB |
| 2 | 1 | 2 | 0 |  |  |  |  | >F |  |
| 2 | 1 | 4 | 0 |  |  |  |  | $<\mathrm{F}$ |  |
| 2 | 1 | 6 | 0 |  |  |  |  | ><F |  |
| 2 | 1 | 8 | 0 |  |  |  |  | ! $=$ F |  |
| 2 | 1 | A | 0 |  |  |  |  | >=F |  |
| 2 | 1 | C | 0 |  |  |  |  | <=F |  |
| 2 | 2 | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | L | DL |
| 2 | 3 | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | T | DL |
| 2 | 4 | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | SD | T |
| 2 | 5 | $0_{i}$ | $0{ }_{i}$ |  |  |  |  | $\mathrm{JM}=$ |  |
| 2 | 6 | $0_{c}$ | $0_{c}$ |  |  |  |  | SD= |  |
| 2 | 7 | $0_{c}$ | $0_{c}$ |  |  |  |  | AN= |  |
| 2 | 8 | $0_{\text {e }}$ | $0_{\text {e }}$ |  |  |  |  | L | KB |
| 2 | A | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | L | DR |
| 2 | B | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | T | DR |
| 2 | C | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | SS | T |
| 2 | D | $0_{i}$ | $0{ }_{i}$ |  |  |  |  | $\mathrm{JU}=$ |  |
| 2 | E | $0_{c}$ | $0_{c}$ |  |  |  |  | SSU= |  |
| 2 | F | $0_{c}$ | $0_{c}$ |  |  |  |  | $\mathrm{ON}=$ |  |
| 3 | 0 | 0 | 1 | $0_{\text {e }}$ | $0_{\text {e }}$ | $0{ }_{\text {e }}$ | $0_{\text {e }}$ | L | KC |
| 3 | 0 | 0 | 2 | $0_{\text {e }}$ | $0_{\text {e }}$ | $0{ }_{\text {e }}$ | $0_{\text {e }}$ | L | KT |
| 3 | 0 | 0 | 4 | $0_{\text {e }}$ | $0_{\text {e }}$ | $0{ }^{\text {e }}$ | $0_{\text {e }}$ | L | KF |
| 3 | 0 | 1 | 0 | $0_{e}$ | $0_{\text {e }}$ | $0{ }_{\text {e }}$ | $0_{\text {e }}$ | L | KS |
| 3 | 0 | 2 | 0 | $0_{\text {e }}$ | $0_{\text {e }}$ | $0{ }_{\text {e }}$ | $0_{\text {e }}$ | L | KY |
| 3 | 0 | 4 | 0 | $0_{e}$ | $0_{\text {e }}$ | $0{ }_{\text {e }}$ | $0_{\text {e }}$ | L | KH |
| 3 | 0 | 8 | 0 | $0_{\text {e }}$ | $0_{\text {e }}$ | $0{ }_{\text {e }}$ | $0_{\text {e }}$ | L | KM |
| 3 | 2 | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | L | DW |
| 3 | 3 | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | T | DW |
| 3 | 4 | $0_{\text {d }}$ | $0_{\text {d }}$ |  |  |  |  | SP | T |


| Machine Code |  |  |  |  |  |  |  | Oper－ ation | Oper－ and |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0 |  | B1 |  | B2 |  | B3 |  |  |  |
| L | R | L | R | L | R | L | R |  |  |
| 3 | 5 | $\mathrm{O}_{\mathrm{i}}$ | $0_{i}$ |  |  |  |  | $\mathrm{JN}=$ |  |
| 3 | 6 | $0_{c}$ | $0_{c}$ |  |  |  |  | SI＝ |  |
| 3 | 7 | $0_{c}$ | $0_{c}$ |  |  |  |  | $\mathrm{RB}=$ |  |
| 3 | C | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | R | T |
| 3 | D | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | JU | FY |
| 3 | E | $0_{c}$ | $0_{c}$ |  |  |  |  | $\mathrm{RD}=$ |  |
| 3 | F | $0_{c}$ | $0_{c}$ |  |  |  |  | LW＝ |  |
| 4 | 0 | 0 | $0_{k}$ |  |  |  |  | LIR |  |
| 4 | 1 | 0 | 0 |  |  |  |  | AW |  |
| 4 | 2 | 0 | 0 。 |  |  |  |  | L | C |
| 4 | 4 | 0 。 | 0 |  |  |  |  | FR | C |
| 4 | 5 | $\mathrm{O}_{\mathrm{i}}$ | $0_{i}$ |  |  |  |  | $\mathrm{JZ}=$ |  |
| 4 | 6 | $0_{c}$ | $0_{c}$ |  |  |  |  | $\mathrm{L}=$ |  |
| 4 | 8 | 0 | $0_{k}$ |  |  |  |  | TIR |  |
| 4 | 9 | 0 | 0 |  |  |  |  | OW |  |
| 4 | A | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | L | IB |
| 4 | A | 8 a | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | L | QB |
| 4 | B | $0_{a}$ | $0_{\text {a }}$ |  |  |  |  | T | IB |
| 4 | B | 8 a | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | T | QB |
| 4 | C | 0 | 0 |  |  |  |  | LC | C |
| 4 | D | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | JC | OB |
| 4 | E | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | DO | FW |
| 5 | 0 | 0 e | $0_{\text {e }}$ |  |  |  |  | ADD | BF |
| 5 | 1 | 0 | 0 |  |  |  |  | XOW |  |
| 5 | 2 | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | L | IW |
| 5 | 2 | 8 a | $0_{a}$ |  |  |  |  | L | QW |
| 5 | 3 | $0_{\text {a }}$ | $0{ }_{\text {a }}$ |  |  |  |  | T | IW |
| 5 | 3 | 8 a | $0_{a}$ |  |  |  |  | T | QW |
| 5 | 4 | 0 | 0 |  |  |  |  | CD | C |
| 5 | 5 | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ | $0_{\text {e }}$ | $0_{\text {e }}$ | $0_{\text {e }}$ | $0_{\text {e }}$ | JC | PB |
| 5 | 8 | 0 | 0 |  |  |  |  | ADD | KF |
| 5 | 9 | 0 | 0 |  |  |  |  | －F |  |


| Machine Code |  |  |  |  |  |  |  | Oper－ ation | Oper－ and |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0 |  | B1 |  | B2 |  | B3 |  |  |  |
| L | R | L | R | L | R | L | R |  |  |
| 5 | C | 0 。 | 0 |  |  |  |  | S | C |
| 5 | D | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | JC | SB |
| 6 | 1 | $0_{\text {h }}$ | $0_{\text {h }}$ |  |  |  |  | SLW |  |
| 6 | 2 | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | L | RS |
| 6 | 3 | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | T | RS |
| 6 | 5 | 0 | 0 |  |  |  |  | BE |  |
| 6 | 5 | 0 | 1 |  |  |  |  | BEU |  |
| 6 | 6 | $0_{c}$ | $0_{c}$ |  |  |  |  | $\mathrm{T}=$ |  |
| 6 | 9 | $0_{\text {h }}$ | $0_{\text {h }}$ |  |  |  |  | SRW |  |
| 6 | C | 0 。 | 0 |  |  |  |  | CU | C |
| 6 | D | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | JU | OB |
| 6 | E | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ |  |  |  |  | DO | DW |
| 7 | 0 | 0 | 0 |  |  |  |  | STS |  |
| 7 | 0 | 0 | 2 |  |  |  |  | TAK |  |
| 7 | 0 | 0 | 3 | C | 0 | 0 。 | 0 | STP |  |
| 7 | 0 | 1 | 5 | 8 | 0 | 0 | 0 | TB | C |
| 7 | 0 | 1 | 5 | 4 | 0 | 0 。 | 0 o | TBN | C |
| 7 | 0 | 1 | 5 | 0 | 0 | 0 | 0 | SU | C |
| 7 | 0 | 1 | 5 | C | 0 | $0_{\text {d }}$ | $0_{d}$ | RU | C |
| 7 | 0 | 2 | 5 | 8 | 0 | $0_{\text {d }}$ | $0_{d}$ | TB | T |
| 7 | 0 | 2 | 5 | 4 | 0 | $0_{d}$ | $0_{d}$ | TBN | T |
| 7 | 0 | 2 | 5 | 0 | 0 | $0_{d}$ | $0_{d}$ | SU | T |
| 7 | 0 | 2 | 5 | C | $0_{b}$ | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | RU | T |
| 7 | 0 | 4 | 6 | 8 | $0_{b}$ | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | TB | D |
| 7 | 0 | 4 | 6 | 4 | $0_{b}$ | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | TBN | D |
| 7 | 0 | 4 | 6 | 0 | $0_{b}$ | $0_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | SU | D |
| 7 | 0 | 4 | 6 | C | $0_{b}$ | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | RU | D |
| 7 | 0 | 5 | 7 | 8 | $0_{b}$ | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | TB | RS |
| 7 | 0 | 5 | 7 | 4 | $0_{b}$ | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | TBN | RS |
| 7 | 0 | 5 | 7 | 0 | $0_{\text {b }}$ | $\mathrm{O}_{\mathrm{g}}$ | $\mathrm{O}_{\mathrm{g}}$ | SU | RS |
| 7 | 0 | 5 | 7 |  |  |  |  | RU | RS |


| Machine Code |  |  |  |  |  |  |  | Oper－ ation | Oper－ and |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0 |  | B1 |  | B2 |  | B3 |  |  |  |
| L | R | L | R | L | R | L | R |  |  |
| 7 | 2 | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | L | PY |
| 7 | 3 | $0_{a}$ | $0_{a}$ |  |  |  |  | T | PY |
| 7 | 5 | $0_{f}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | JU | PY |
| 7 | 6 | $0{ }_{0}$ | $0_{c}$ |  |  |  |  | DO＝ |  |
| 7 | 8 | 0 | 5 | 0 | 0 | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ | G | DB |
| 7 | 9 | 0 | 0 |  |  |  |  | ＋F |  |
| 7 | A | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | L | PW |
| 7 | B | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | T | PW |
| 7 | C | 0 。 | 0 |  |  |  |  | R | C |
| 7 | D | $\mathrm{O}_{\mathrm{f}}$ | $\mathrm{O}_{\mathrm{f}}$ |  |  |  |  | JU | SB |
| 7 | E | 0 | 0 |  |  |  |  | DI |  |
| 8 | $0_{b}$ | 0 a | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | A | F |
| 8 | $8{ }_{\text {b }}$ | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | 0 | F |
| 9 | $0_{b}$ | $\mathrm{O}_{\mathrm{a}}$ | $0_{a}$ |  |  |  |  | S | F |
| 9 | $8{ }^{\text {b }}$ | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | $=$ | F |
| A | $0_{b}$ | $\mathrm{O}_{\mathrm{a}}$ | $0_{a}$ |  |  |  |  | AN | F |
| A | 8 b | 0 a | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | ON | F |
| B | $0{ }^{\text {b }}$ | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | R | F |
| B | 8 | 0 。 | 0 。 |  |  |  |  | A | C |
| B | 9 | 0 。 | 0 |  |  |  |  | 0 | C |
| B | A | 0 | 0 |  |  |  |  | A（ |  |
| B | B | 0 | 0 |  |  |  |  | O（ |  |
| B | C | 0 。 | 0 。 |  |  |  |  | AN | C |
| B | D | 0 。 | 0 。 |  |  |  |  | ON | C |


| Machine Code |  |  |  |  |  |  |  | Oper－ ation | Oper－ and |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0 |  | B1 |  | B2 |  | B3 |  |  |  |
| L | R | L | R | L | R | L | R |  |  |
| B | F | 0 | 0 |  |  |  |  | ） |  |
| C | $0_{b}$ | $\mathrm{O}_{\mathrm{a}}$ | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | A | 1 |
| C | $0_{b}$ | 8 a | $0_{\text {a }}$ |  |  |  |  | A | Q |
| C | 8 b | $0_{\mathrm{a}}$ | $0_{\text {a }}$ |  |  |  |  | 0 | I |
| C | 8 b | 8 a | $0_{a}$ |  |  |  |  | 0 | Q |
| D | $0_{b}$ | $0_{\mathrm{a}}$ | $0_{\text {a }}$ |  |  |  |  | S | 1 |
| D | $0_{b}$ | 8 a | $\mathrm{O}_{\mathrm{a}}$ |  |  |  |  | S | Q |
| D | 8 b | $0_{a}$ | $0_{\text {a }}$ |  |  |  |  | ＝ | 1 |
| D | 8 b | 8 a | $0{ }_{\text {a }}$ |  |  |  |  | $=$ | Q |
| E | $0_{b}$ | $0_{\text {a }}$ | $0_{\text {a }}$ |  |  |  |  | AN | I |
| E | $0_{b}$ | 8 a | $0{ }_{\text {a }}$ |  |  |  |  | AN | Q |
| E | 8 b | $0_{a}$ | $0_{\text {a }}$ |  |  |  |  | ON | I |
| E | 8 b | 8 a | $0{ }_{\text {a }}$ |  |  |  |  | ON | Q |
| F | $0{ }^{\text {b }}$ | $0_{a}$ | $0_{a}$ |  |  |  |  | R | I |
| F | $0{ }_{\text {b }}$ | 8 a | $0_{\text {a }}$ |  |  |  |  | R | Q |
| F | 8 | $0_{\text {d }}$ | $0_{d}$ |  |  |  |  | A | T |
| F | 9 | $0_{d}$ | $0_{d}$ |  |  |  |  | 0 | T |
| F | A | $0{ }_{i}$ | $0{ }_{i}$ |  |  |  |  | $\mathrm{JC}=$ |  |
| F | B | 0 | 0 |  |  |  |  | $\bigcirc$ |  |
| F | C | $0_{d}$ | $0_{d}$ |  |  |  |  | AN | T |
| F | D | $0_{d}$ | $0_{d}$ |  |  |  |  | ON | T |
| F | F | F | F |  |  |  |  | NOP 1 |  |

## Explanation of the Indices

```
a + byte address
+ bit address
    + parameter address
    constant
    + block number
    + word address
```

```
h + number of shifts
i llol
i }\quad\begin{array}{l}{\mathrm{ + relative jump address}}\\{\mathrm{ + register address }}\\{\mathrm{ + block length in bytes}}
i }\quad\begin{array}{l}{\mathrm{ + relative jump address}}\\{\mathrm{ + register address }}\\{\mathrm{ + block length in bytes}}
m + jump displacement (16 bits)
n + value
    + counter number
```

$\qquad$

## A. 3 List of Abbreviations

| Abbreviation | Explanation | Permissible Operand Value Range for |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CPU 100 | CPU 102 | CPU 103 |
| ACCU 1 | Accumulator 1 <br> (When accumulator 1 is loaded, any existing contents are shifted into accumulator 2.) |  |  |  |
| ACCU 2 | Accumulator 2 |  |  |  |
| BF | Byte constant (fixed-point number) | (-127 to +127) | (-127 to +127) | (-127 to +127) |
| C | Counter <br> - retentive <br> - non-retentive <br> - for the "Bit Test" and "Set" supplementary operations | (0 to 7) (8 to 15) (0 to 15) | (0 to 7) (8 to 127) (0 to 127) | $\begin{gathered} (0 \text { to } 7) \\ (8 \text { to } 127) \\ (0 \text { to } 127) \\ (0.0 \text { to } 127.15) \end{gathered}$ |
| CC 0/CC 1 | Condition code 0/Condition code 1 |  |  |  |
| CF | DB1 parameter: input correction factor (integral real-time clock) |  |  |  |
| CLK | DB1 parameter: clock data location |  |  |  |
| CPU | Central processing unit of programmable controller |  |  |  |
| CSF | STEP 5 control system flowchart method of representation |  |  |  |
| D | Data (1 bit) |  |  | (0.0 to 255.15) |
| DB | Data block | (2 to 63) | (2 to 63) | (2 to 255) |
| DL | Data word (left-hand byte) | (0 to 255) | (0 to 255) | (0 to 255) |
| DR | Data word (right-hand byte) | (0 to 255) | (0 to 255) | (0 to 255) |
| DW | Data word | (0 to 255) | (0 to 255) | (0 to 255) |
| EF | DB1 parameter: SINEC L1, position of receive mailbox |  |  |  |
| F | $\begin{array}{ll}\text { Flag } & \begin{array}{l}\text { - retentive } \\ - \\ \end{array} \\ & \text { non-retentive }\end{array}$ | $\begin{gathered} (0.0 \text { to } 63.7) \\ (64.0 \text { to } 127.7) \end{gathered}$ | $\begin{gathered} (0.0 \text { to } 63.7) \\ (64.0 \text { to } 127.7) \end{gathered}$ | $\begin{gathered} (0.0 \text { to } 63.7) \\ (64.0 \text { to } 255.7) \end{gathered}$ |
| FB | Function block | (0 to 63) | (0 to 63*) | (0 to 255) |
| FB/FY | $\begin{array}{ll}\text { Flag byte } & \begin{array}{l}\text { - retentive } \\ \\ \text { - non-retentive }\end{array}\end{array}$ | $\begin{gathered} (0 \text { to } 63) \\ (64 \text { to } 127) \end{gathered}$ | $\begin{gathered} (0 \text { to } 63) \\ (64 \text { to } 127) \end{gathered}$ | $\begin{gathered} (0 \text { to } 63) \\ (64 \text { to } 255) \end{gathered}$ |
| Formal operand | Expression with a maximum of 4 characters. The first character must be a letter of the alphabet. |  |  |  |
| FW | $\begin{array}{ll}\text { Flag word } & \begin{array}{l}\text { - retentive } \\ \\ - \text { non-retentive }\end{array}\end{array}$ | $\begin{gathered} (0 \text { to } 62) \\ (64 \text { to } 126) \end{gathered}$ | $\begin{gathered} (0 \text { to } 62) \\ (64 \text { to } 126) \end{gathered}$ | $\begin{gathered} (0 \text { to } 62) \\ (64 \text { to } 254) \end{gathered}$ |
| 1 | Input | (0.0 to 127.7) | (0.0 to 127.7) | (0.0 to 127.7) |
| IB | Input byte | (0 to 127) | (0 to 127) | (0 to 127) |
| IW | Input word | (0 to 126) | (0 to 126) | (0 to 126) |
| KB | Constant (1 byte) | (0 to 255) | (0 to 255) | (0 to 255) |

* +integrated FBs such as CPU 103

| Abbreviation | Explanation | Permissible Operand Value Range for |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CPU 100 | CPU 102 | CPU 103 |
| KBE | DB1 parameter: SINEC L1, position of the "Receive" coordination byte |  |  |  |
| KBS | DB1 parameter: SINEC L1, position of the <br> "Send" coordination byte |  |  |  |
| KC | Constant (count) | (0 to 999) | (0 to 999) | (0 to 999) |
| KF | Constant (fixed-point number) | $\begin{gathered} (-32,768 \text { to } \\ +32,767) \end{gathered}$ | $\begin{gathered} (-32,768 \text { to } \\ +32,767) \end{gathered}$ | $\begin{gathered} (-32,768 \text { to } \\ +32,767) \end{gathered}$ |
| KH | Constant (hexadecimal code) | (0 to FFFF) | (0 to FFFF) | (0 to FFFF) |
| KM | Constant (2-byte bit pattern) | (arbitrary bit pattern: 16 bit) | (arbitrary bit pattern: 16 bit) | (arbitrary bit pattern: 16 bit) |
| KS | Constant (2 characters) | (any two alphanumeric characters) | (any two alphanumeric characters) |  |
| KT | Constant (time) | (0.0 to 999.3) | (0.0 to 999.3) | (0.0 to 999.3) |
| KY | Constant (2 bytes) | ( 0 to 255 each byte) | ( 0 to 255 each byte) | ( 0 to 255 each byte) |
| LAD | STEP 5-Ladder Diagram |  |  |  |
| NT | DB1 parameter: number of timers being processed |  |  |  |
| OB | Organization block for special applications: 1, 3, 13, 21, 22, 31, 34, 251 | (0 to 63) | (0 to 63) | (0 to 255) |
| OB13 | DB1 parameter: interval (ms) within which OB13 is called and processed |  |  |  |
| OHE | DB1 parameter: enable operating hours counter |  |  |  |
| OHS | DB1 parameter: set operating hours counter |  |  |  |
| OP | Operator panel |  |  |  |
| OV | Overflow. This condition code bit is set if, e.g., a numerical range is exceeded during arithmetic operations. |  |  |  |
| PII | Process image input table |  |  |  |
| PIQ | Process image output table |  |  |  |
| PB | Program block (with block call and return operations) | (0 to 63) | (0 to 63) | (0 to 255) |
| PY | Peripheral byte |  |  | (0 to 127) |
| PG | Programmer |  |  |  |
| PW | Peripheral word |  |  | (0 to 126) |
| Q | Output | (0.0 to 127.7) | (0.0 to 127.7) | (0.0 to 127.7) |
| QB | Output Byte | (0 to 127) | (0 to 127) | (0 to 127) |
| QW | Output word | (0 to 126) | (0 to 126) | (0 to 126) |

* +integrated FBs such as CPU 103

| Abbreviation | U.com | Permissible Operand Value Range for |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CPU 100 | CPU 102 | CPU 103 |
| RLO | Result of logic operation |  |  |  |
| RLO affected? Y/N | The RLO is affected/not affected by the operation. |  |  |  |
| RLO dependent? $Y / Y$ N | The statement is executed only if the RLO is " 1 ". The statement is executed only on positive/negative edge change of the RLO. The statement is always executed. |  |  |  |
| RLO reloaded? Y/N | When the next binary operation takes place, the RLO is reloaded/not reloaded (e.g. A I 0.0). |  |  |  |
| RS | System data area <br> - for load operations (supplementary operations) and transfer operations (system operations) <br> - for bit test and set operations (system operations) |  |  | (0 to 255) (0.0 to 255.15) |
| SAC | STEP address counter |  |  |  |
| SAV | DB1 parameter: Clock time after last switch from STOP RUN or save from last Power OFF |  |  |  |
| SB | Sequence block |  |  | (0 to 255) |
| SDP | DB1 block ID for system data parameters |  |  |  |
| SET | DB1 parameter: Set clock/date |  |  |  |
| SF | DB1 parameter: SINEC L1, position of send mailbox |  |  |  |
| SL1 | DB1 block ID for SINEC L1 |  |  |  |
| SLN | DB1 parameter: SINEC L1, slave number |  |  |  |
| STL | STEP 5 statement list method of representation |  |  |  |
| STP | DB1 parameter: update the clock while in the STOP state. |  |  |  |
| STW | DB1 parameter: status word location (integral real-time clock) |  |  |  |
| T | Timer <br> - for the "Bit Test" and "Set" supplementary operations | (0 to 15) | (0 to 31) | $\begin{gathered} (0 \text { to } 127) \\ (0.0 \text { to 127.15) } \end{gathered}$ |
| TFB | DB1 block ID for timer function block |  |  |  |
| TIS | DB1 parameter: set prompt time |  |  |  |
| WD | DB1 parameter: set scan time monitoring |  |  |  |

* +integrated FBs such as CPU 103


## Figures

| B- | Cross Sections of Standard Mounting Rails | B-1 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| B-2 | Dimension Drawing of the 483-mm (19-in.) Standard Mounting Rail | B |  |  |
| B-3 | Dimension Drawing of the $530-\mathrm{mm}$ (20.9-in.) Standard Mounting Rail | B |  | 2 |
| 4 | Dimension Drawing of the $830-\mathrm{mm}$ (32.7-in.) Standard Mounting Rail | B |  | 2 |
| B-5 | Dimension Drawing of the 2-m (6.6-ft.) Standard Mounting Rail | B |  | 2 |
| B-6 | Dimension Drawing of the S5-100U (CPU) | B |  | 3 |
| B-7 | Dimension Drawing of the Bus Unit (Crimp Snap-in Connections) with I/O Module | B |  | 4 |
| B-8 | Dimension Drawing of the Bus Unit (SIGUT Screw-type Terminals) with I/O Module | B |  | 5 |
| B-9 | Dimension Drawing of the IM 315 Interface Module | B |  | 6 |
| B-10 | Dimension Drawing of the IM 316 Interface Module (6ES5 316-8MA12) | B |  | 7 |
| B-11 | Dimension Drawing of the PS 930 and PS 931 Power Supply Modules | B |  | 8 |

## B Dimension Drawings

Dimensions are indicated in millimeters. The approximate equivalent in inches is indicated in parentheses. ( $1 \mathrm{~mm}=0.039 \mathrm{in}$. rounded off to the nearest tenth or hundredth of an inch)


Figure B-1. Cross Sections of Standard Mounting Rails


Figure B-2. Dimension Drawing of the 483-mm (19-in.) Standard Mounting Rail
$\qquad$


Figure B-3. Dimension Drawing of the 530-mm (20.9-in.) Standard Mounting Rail


Figure B-4. Dimension Drawing of the 830-mm (32.7-in.) Standard Mounting Rail


Figure B-5. Dimension Drawing of the 2-m (6.6-ft.) Standard Mounting Rail
$\qquad$


Figure B-6. Dimension Drawing of the S5 100U (CPU)


Figure B-7. Dimension Drawing of the Bus Unit (Crimp Snap-in Connections) with I/O Module


Figure B-8. Dimension Drawing of the Bus Unit (SIGUT Screw-type Terminals) with I/O Module
$\qquad$


Figure B-9. Dimension Drawing of the IM 315 Interface Module


Figure B-10. Dimension Drawing of the IM 316 Interface Module (6ES5 316-8MA12)
$\qquad$


Figure B-11. Dimension Drawing of the PS 930 and PS 931 Power Supply Modules

# C Active and Passive Faults in Automation Equipment / Guidelines for Handling Electrostatic Sensitive Devices 

## Active and Passive Faults in Automation Equipment

- Depending on the particular task for which the electronic automation equipment is used, both active as well as passive faults can result in a dangerous situation. For example, in drive control, an active fault is generally dangerous because it can result in an unauthorized startup of the drive. On the other hand, a passive fault in a signalling function can result in a dangerous operating state not being reported to the operator.
- The differentiation of the possible faults and their classification into dangerous and nondangerous faults, depending on the particular task, is important for all safety considerations in respect to the product supplied.


## Warning

In all cases where a fault in automation equipment can result in severe personal injury or
substantial property damage, i.e., where a dangerous fault can occur, additional external measures, additional external measures must be taken or equipment provided to ensure or force safe operating conditions even in the event of a fault (e.g., by means of independent limit monitors, mechanical interlocks, etc.).

## Procedures for Maintenance and Repair

If you are carrying out measurement or testing work on an active unit, you must adhere to the rules and regulations contained in the "VGB 4.0 Accident Prevention Regulations" of the German employers liability assurance association ("Berufsgenossenschaften"). Pay particular attention to paragraph 8, "Permissible exceptions when working on live parts."

Do not attempt to repair an item of automation equipment. Such repairs may only be carried out by Siemens service personnel or repair shops Siemens has authorized to carry out such repairs.

[^11]
## Guidelines for Handling Electrostatic Sensitive Devices (ESD)

## What is ESD?

All electronic modules are equipped with large-scale integrated ICs or components. Due to their design, these electronic elements are very sensitive to overvoltages and thus to any electrostatic discharge.

These Electrostatic Sensitive Devices are commonly referred to by the abbreviation ESD.
Electrostatic sensitive devices are labelled with the following symbol:


## Caution

Electrostatic sensitive devices are subject to voltages that are far below the voltage values that can still be perceived by human beings. These voltages are present if you touch a component module without previously being electrostatically discharged. In most cases, the damage caused by an overvoltage is not immediately noticeable and results in total damage only after a prolonged period of operation.
$\qquad$

## Electrostatic charging of objects and persons

Every object with no conductive connection to the electrical potential of its surroundings can be charged electrostatically. In this way, voltages up to 15000 V can build up whereas minor charges, i.e. up to 100 V , are not relevant.

## Examples:

- Plastic covers
up to 5000 V
- Plastic cups
- Plastic-bound books and notebooks
- Desoldering device with plastic parts
- Walking on plastic flooring
- Sitting on a padded chair
- Walking on a carpet (synthetic)
up to 5000 V
up to 8000 V
up to 8000 V
up to 12000 V
up to 15000 V
up to 15000 V


## Limits for perceiving electrostatic discharges

An electrostatic discharge is

- perceptible from 3500 V
- audible from 4500 V
- visible from 5000 V

A fraction of those voltages is capable of destroying or damaging electronic devices.
Carefully note ad apply the protective measures described below to protect and prolong the life of your modules and components.

## General protective measures against electrostatic discharge damage

- Keep plastics away from sensitive devices. Most plastic materials have a tendency to build up electrostatic charges easily.
- Make sure that the personnel, working surfaces and packaging are sufficiently grounded when handling electrostatic sensitive devices.
- If possible, avoid any contact with electrostatic sensitive devices. Hold modules without touching the pins of components or printed conductors. In this way, the discharged energy cannot affect the sensitive devices.


## Additional precautions for modules without housings

Note the following measures that have to be taken for modules that are not protected against accidental contact:

- Touch electrostatical sensitive devices only
- if you wear a wristband complying with ESD specifications or
- if you use special ESD footwear or ground straps when walking ona an ESD floor.
- Persons working on electronic devices should first discharge their bodies by touching grounded metallic parts (e.g. bare metal parts of switchgear cabinets, water pipes, etc.)
- Protect the modules against contact with chargeable and highly insulating materials, such as plastic foils, insulating table tops or clothes made of plastic fibres.
- Place electrostatic sensitive devices only on conductive surfaces:
- Tables with ESD surfaces
- Conductive ESD foam plastic (ESD foam plastic ismostly coloured black)
- ESD bags
- Avoid direct contact of eletrostatic sensitive devices with visual display units, monitors or TV sets (minimum distance to screen > 10 cm ).
$\qquad$

The following Figures once again illustrates the precautions for handling electrostatically sensitive devices.
a Conductive flooring material
b Table with conductive, grounded surface
c ESD footwear
d ESD smock
e Gounded ESD writstband
f Grounded connection of switchgear cabinet
$g$ Grounded chair


Figure C-1. ESD Measures

## Taking measurements and working on ESD modules

Measurements may be taken on electrostatic sensitive devices only if

- the measuring device is grounded (e.g. via protective conductor) or
- the tip of the isolated measuring tool has previously been discharged (e.g. by briefly touching grounded metal parts).

D Information for Ordering Accessories

## D Information for Ordering Accessories

## Order Numbers

## Standard $\mathbf{3 5} \mathbf{~ m m}$ Mounting Rail

> for 19 -in. cabinets, length 483 mm for 600 mm cabinets, length 530 mm for 900 mm cabinets, length 830 mm
> Length 2000 mm , without holes

6ES5 710-8MA11
6ES5 710-8MA21
6ES5 710-8MA31
6ES5 710-8MA41

## Power Supply Modules

Power supply module PS 930
115/230 V AC; 1 A
6ES5 930-8MD11
Replacement fuse (3A extra-fast) 6ES5 980-3BC61
Power supply module PS 931
115/230 V AC; 24 V DC; 2 A
6ES5 931-8MD11
(with electronic circuit protection)
Power supply module PS 935
24 V DC; 9 V DC, 2.5 A
6ES5 935-8ME11
Load power supply 6EW1
115/230 V AC; 24 V DC; 4 A
6EW1 380-1AB
115/230 V AC; 24 V DC; 10 A
6EW1 380-4AB01

## Bus Units

Bus unit with SIGUT screw-type terminals
Bus unit with crimp snap-in terminals
Interrupt bus unit, with SIGUT screw-type terminals
6ES5 700-8MA11

Interrupt bus unit with crimp snap-in terminals
6ES5 700-8MA22
6ES5 700-8MB11
Accessories
Extracting tool
for crimp snap-in connections
6ES5 497-8MA11
Crimp snap-in contacts, 250 pieces
6XX3 070
Crimping tool
for attaching the crimp contacts
6XX3 071

## Interface Modules

IM 315 interface module
6ES5 315-8MA11
IM 316 interface module
6ES5 316-8MA12

- Cable connectors ( $0.5 \mathrm{~m} / 1.6 \mathrm{ft}$.)

6ES5 712-8AF00

- Cable connectors ( $2.5 \mathrm{~m} / 8.2 \mathrm{ft}$.)

6ES5 712-8BC50

- Cable connectors ( $5.0 \mathrm{~m} / 16.5 \mathrm{ft}$.) 6ES5 712-8BF00
- Cable connectors ( $10 \mathrm{~m} / 33 \mathrm{ft}$.) 6ES5 712-8CB00


## Order Numbers

## Central Processing Units (CPUs) <br> CPU 100 <br> CPU 102 <br> CPU 103 <br> 6ES5 100-8MA02 <br> 6ES5 102-8MA02 <br> 6ES5 103-8MA03

S5-100U System Manual (CPU 100, CPU 102, CPU 103)
German
6ES5 998-0UB13
English
French
6ES5 998-0UB23
Spanish
Italian
6ES5 998-0UB33
6ES5 998-0UB43
6ES5 998-0UB53

## Accessories for the CPUs

Back-up battery lithium AA; 3.4 V/850 mAh
Memory submodule (EPROM) 4096 statements
Memory submodule (EPROM) 8192 statements
Memory submodule (EPROM) 16384 statements
Memory submodule (EEPROM) 1024 statements
Memory submodule (EEPROM) 2048 statements Memory submodule (EEPROM) 4096 statements

6ES5 980-0MB11

Memory submodule (EEPROM) 8192 statements
6ES5 375-1LA15
6ES5 375-1LA21
6ES5 375-1LA41
6ES5 375-0LC11
6ES5 375-0LC21
6ES5 375-0LC31
6ES5 375-0LC41
$\qquad$

| Manual for IP 262 Closed-Loop Control Module |  |  | Order Numbers |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  | German | 6ES5 998-5SG11 |
|  |  | English | 6ES5 998-5SG21 |
|  |  | French | 6ES5 998-5SG31 |
|  |  | Italian | 6ES5 998-5SG51 |
| Manual for IP 263 Positioning Module |  |  |  |
|  |  | German | 6ES5 998-5SK11 |
|  |  | English |  |
| Manual for IP 264 Electronic Cam Controller Module |  |  |  |
|  |  | German | 6ES5 998-5SL11 |
|  |  | English | 6ES5 998-5SL21 |
| Manual for IP 265 Closed-Loop Control Module |  |  |  |
|  |  | German | 6ES5 998-5SH11 |
|  |  | English | 6ES5 998-5SH21 |
|  |  | French | 6ES5 998-5SH31 |
| Manual for IP 266 Positioning Module |  |  |  |
|  |  | German | 6ES5 998-5SC11 |
|  |  | English | 6ES5 998-5SC21 |
| Manual for IP 267 Stepper Motor Module |  |  |  |
|  |  | German | 6ES5 998-5SD11 |
|  |  | English | 6ES5 998-5SD21 |
|  |  | French | 6ES5 998-5SD31 |
|  |  | Spanish | 6ES5 998-5SD41 |
| Digital Input Modules |  |  |  |
| $8 \times 5$ to 24 V DC | isolated |  | 6ES5 433-8MA11 |
| $4 \times 24 \mathrm{~V}$ DC |  |  | 6ES5 420-8MA11 |
| $8 \times 24 \mathrm{~V}$ DC |  |  | 6ES5 421-8MA12 |
| $16 \times 24 \mathrm{~V}$ DC |  |  | 6ES5 422-8MA11 |
| $8 \times 24 \mathrm{~V}$ DC | isolated |  | 6ES5 431-8MA11 |
| $4 \times 24$ to 60 V DC | isolated |  | 6ES5 430-8MB11 |
| $4 \times 115$ V AC | isolated |  | 6ES5 430-8MC11 |
| $8 \times 115$ V AC | isolated |  | 6ES5 431-8MC11 |
| $4 \times 230 \mathrm{VAC}$ | isolated |  | 6ES5 430-8MD11 |
| $8 \times 230 \mathrm{~V}$ AC | isolated |  | 6ES5 431-8MD11 |
| Digital Output Modules |  |  |  |
| $8 \times 5$ to 24 V DC/0.1 A | isolated |  | 6ES5 453-8MA11 |
| $4 \times 24 \mathrm{~V}$ DC/0.5 A |  |  | 6ES5 440-8MA12 |
| $4 \times 24 \mathrm{VDC} / 2 \mathrm{~A}$ |  |  | 6ES5 440-8MA22 |
| $8 \times 24 \mathrm{~V}$ DC/0.5 A |  |  | 6ES5 441-8MA11 |
| $8 \times 24 \mathrm{~V} \mathrm{DC} / 0.5 \mathrm{~A}$ | isolated |  | 6ES5 451-8MA11 |
| $4 \times 24$ to 60 V DC/0.5 A | isolated |  | 6ES5 450-8MB11 |
| $4 \times 115$ to 230 V AC/1 A | isolated* |  | 6ES5 450-8MD11 |
| $8 \times 115$ to $230 \mathrm{VAC} / 0.5 \mathrm{~A}$ | isolated* |  | 6ES5 451-8MD11 |
| 4 relays $\times 30 \mathrm{~V}$ DC/230 V AC |  |  | 6ES5 452-8MR11 |
| 8 relays $\times 30 \mathrm{~V}$ DC/230 V AC |  |  | 6ES5 451-8MR12 |
| * Replacement fuse (10 A extra-fast) |  |  | 6ES5 980-3BC11 |

## Order Numbers

## Digital Input/Output Module

24 V DC 16 inputs/16 outputs
6ES5 482-8MA13
Accessories
Front connector, 40-pin for crimp snap-in connection

- with crimp contacts

6ES5 490-8MA13

- without crimp contacts

Front connector, 40-pin for screw-type connection

- standard

6ES5 490-8MB11

- increased EMC strength


## Analog Input Modules

$4 x \pm 50 \mathrm{mV}$
$4 \mathrm{x} \pm 50 \mathrm{mV}$
$4 \mathrm{x} \pm 1 \mathrm{~V}$
$4 x \pm 10 \vee$
$4 x \pm 20 \mathrm{~mA}$
$4 \mathrm{x}+4$ to 20 mA
$2 \times$ PT $100 / \pm 500 \mathrm{mV}$
$2 \times$ PT 100/ $\pm 500 \mathrm{mV}$
$4 \mathrm{x}+0$ to 10 V
isolated isolated isolated isolated isolated isolated isolated isolated isolated
isolated
isolated
isolated
isolated

6ES5 464-8MA11
6ES5 464-8MA21
6ES5 464-8MB11
6ES5 464-8MC11
6ES5 464-8MD11
6ES5 464-8ME11
6ES5 464-8MF11
6ES5 466-8MF21
6ES5 466-8MC11

## Analog Output Modules

$2 x \pm 10 V$
$2 x \pm 20 \mathrm{~mA}$
$2 x+4$ to 20 mA
$2 x+1$ to 5 V

6ES5 470-8MA12
6ES5 470-8MB12
6ES5 470-8MC12
6ES5 470-8MD12

## Function Modules

IP 262 Closed-loop control module

- with 3 analog outputs
- with 8 binary outputs

IP 263 Positioning module
IP 264 Electronic cam controller module
IP 265 High Speed Sub Control
IP 266 Positioning module
IP 267 Stepper motor control module
Diagnostic module 330
Timer module $3802 \times 0.3$ to 300 s
Counter module $2 \times 0$ to 500 Hz
Counter module 385B $1 \times 25 / 500 \mathrm{KHz}$
Comparator module $4612 \times 1$ to $20 \mathrm{~mA} / 0.5$ to 10 V
CP 521 SI Printer output module
CP 521 BASIC communications module
6ES5 262-8MA12
6ES5 262-8MB12
6ES5 263-8MA13
6ES5 264-8MA12
6ES5 265-8MA01
6ES5 266-8MA11
6ES5 267-8MA11
6ES5 330-8MA11
6ES5 380-8MA11
6ES5 385-8MA11
6ES5 385-8MB11
6ES5 461-8MA11
6ES5 521-8MA22
6ES5 521-8MB12
Simulator 788 (digital input/output signals)
$\qquad$

## Operator Panels and Programmers

OP 393-III Operator Panel
with connecting cable
6ES5 393-0UA15
OP 393-III Operator guide, German
6ES5 998-0UQ12

PG 605U Programmer
PG 605U Operator guide, German
PG 720 Programmer
PG 720 C Programmer
6ES5 605-0UA11
6ES5 998-0UP11

PG 740 Programmer
PG 760 Programmer
( $->$ Catalog ST 59)
6ES7 720-0AB00-0YA0
6ES7 720-1AB00-0YB0
6ES7 740-0AA00-0YA0
6ES7 760-1AA00-0YA0

Cable connector for connecting the OP 393-III to the CPU

$$
3 \mathrm{~m}
$$

10 m
20 m
Special lengths

$$
\text { up to } 1000 \text { m } \quad(->\text { Catalog ST 80) }
$$

6ES5 728-0BD00
6ES5 728-0CB00
6ES5 728-0CC00

## Program Packages

## Basic Functions Program Package

with description in German, English, and French for the S5-DOS operating system

6ES5 848-8AA01
for the MS-DOS, S5-DOS/MT operating system
6ES5 848-7AA01

## Floating Point Arithmetic Program Package

with description in German, English, and French
for the S5-DOS operating system
6ES5 845-8GP01
for the MS-DOS, S5-DOS/MT operating system
6ES5 845-7GP01

## GRAPH 5 Program Package

with description in German, English, and French
6ES5 886-1FA01
GRAPH 5 Mini Program Package

| German | 6ES5 886-1SE11 |
| :--- | :--- |
| English | 6ES5 886-1SE21 |
| French | 6ES5 886-1SE31 |
| Spanish | 6ES5 886-1SE41 |
| Italian | 6ES5 886-1SE51 |

## S5-100U Program Package

with description in

| German | 6ES5 840-4BC11 |
| :--- | :--- |
| English | 6ES5 840-4BC21 |
| Italian | 6ES5 840-4BC51 |

STEP 5 Package for Mini PLCs for PC
6ES5 866-0MA02
Documentation for STEP 5 Package, German

E Reference Materials

## E Reference Materials

The following reference material can be ordered from your local Siemens Company or your local bookshop:

- Automating with the SIMATIC $®$ S5-115U

Programmable Controllers
Hans Berger
Siemens AG, Berlin and Munich, 1989 (2nd Edition)
(Order No.: ISBN 3-8009-1530-8)

- Programmable Controllers

Basic Concepts
Siemens AG, 1992 (Order No.: A19100-L531-F914-X-7600)

- Programming Primer for the SIMATIC $®$ S5-90/95U

Practical Exercises with the PG 710 Programmer
Siemens AG, Berlin and Munich, 1992
Order No.: A19100-L531-F550-X-7600

F Siemens Addresses Worldwide

## F Siemens Addresses Worldwide

## European Companies and Representatives

| Austria | Federal Republic | Ireland |
| :---: | :---: | :---: |
| Siemens AG Österreich | of Germany (continued) | Siemens Ltd. |
| Vienna | Hanover | Dublin |
| Bregenz | Leipzig |  |
| Graz | Mannheim | Italy |
| Innsbruck | Munich | Siemens S. p. A. |
| Klagenfurt | Nuremberg | Milan |
| Linz | Saarbrücken | Bari |
| Salzburg | Stuttgart | Bologna <br> Brescia |
| Belgium | Finland | Casoria |
| Siemens S.A. | Siemens Osakeyhtiö | Florence |
| Brussels | Helsinki | Genoa |
| Liège |  | Macomer |
| Siemens N.V. | France | Padua |
| Brussels | Siemens S.A. | Rome |
| Antwerp | Paris, Saint-Denis | Turin |
| Gent | Lyon, Caluire-et-Cuire Marseilles | Luxemburg |
| Bulgaria | Metz | Siemens S.A. |
| RUEN office of the | Seclin (Lille) | Luxembourg |
| INTERPRED corporation, agency of the | Strasbourg | Malta |
| Siemens AG Sofia | Great Britain | J.R. Darmanin \& Co., Ltd. |
| Sofia | Siemens Ltd. London, Sunbury-on- | Valletta |
| Czechoslovakia | Thames | Netherlands |
| EFEKTIM | Birmingham | Siemens Nederland N.V. |
| Engineering Consultants, | Bristol, Clevedon | The Hague |
| Siemens AG | Congleton |  |
| Prague | Edinburgh | Norway |
|  | Glasgow | Siemens A/S |
| Denmark | Leeds | Oslo |
| Siemens A/S | Liverpool | Bergen |
| Copenhagen, Ballerup Hojbjerg | Newcastle | Stavanger Trondheim |
|  | Greece |  |
| Federal Republic | Siemens A.E. | Poland |
| of Germany | Athens | PHZ Transactor S.A. |
| Branch offices of the | Thessaloniki | Warsaw |
| Siemens AG |  | Gda sk-Letnica |
| Berlin | Hungary | Katowice |
| Bremen | SICONTACT GmbH |  |
| Cologne | Budapest | Portugal |
| Dortmund |  | Siemens S.R.A.L. |
| Düsseldorf | Iceland | Lisbon |
| Essen | Smith \& Norland H/F | Faro |
| Frankfurt/Main | Reykjavik | Leiria |
| Hamburg |  | Porto |


| Romania | Switzerland |  |
| :---: | :---: | :---: |
| Siemens birou de | Siemens-Albis AG | USSR |
| consulta ii tehnice | Zürich | Siemens AG Agency |
| Moscow |  |  |
| Bukarest | Bern |  |
| Spain | Siemens-Albis S.A. | Yugoslavia |
| Siemens S.A. |  | General Export |
| Madrid | Turkey | OOUR Zastupstvo |
|  | ETMA | Belgrade |
| Sweden | Istanbul | Ljubljana |
| Siemens AB | Adana | Rijeka |
| Stockholm | Ankara | Sarajewo |
| Eskilstuna | Bursa | Skopje |
| Göteborg | Izmir | Zagreb |
| Jönköping | Samsun |  |
| Luleä |  |  |
| Malmö |  |  |
| Sundsvall |  |  |

## Non-European Companies and Representatives

| Africa | Ivory Coast <br> Siemens AG <br> Algeria <br> Siemens Bureau <br> Alger |
| :--- | :---: |
| Algier | Abidjan |
|  |  |
| Angola | Kenya |
| Tecnidata | Achelis (Kenya) Ltd. |
| Luanda | Nairobi |
|  |  |
| Burundi | Libya |
| SOGECOM | Siemens AG |
| Bujumbara | Branch Office Libya |
|  | Tripoli |
| Egypt | Mauritius |
| Siemens Resident | Rey \& Lenferna Ltd. |
| Engineers | Port Louis |
| Cairo-Mohandessin | Morocco |
| Alexandria | SETEL |
| Centech | Société Electrotechnique |
| Zamalek-Cairo | et de Télécommunica- |
| Ethiopia | tions S.A. |
| Addis Electrical | Casablanca |
| Engineering Ltd. |  |
| Addis Abeba | Mozambique |
|  | Siemens Resident |
|  | Engineer |
|  | Maputo |

Ivory Coast
iemens AG
Succursale Côte d'Ivoire Abidjan
enya
Achelis (Kenya) Ltd.
Nairobi

Siemens AG
Branch Office Libya
Tripoli
Mauritius
Rey \& Lenferna Ltd.
Port Louis

SETEL
Société Electrotechnique
et de Télécommunica-
tions S.A.
Casablanca
ozambique
Siemens Resident
Maputo

## Namibia

Siemens Resident
Engineer
Windhoek
Nigeria
Electro Technologies
Nigeria Ltd. (Eltec)
Lagos
Rwanda
Etablissement Rwandais
Kigali
Simbabwe
Electro Technologies
Corporation (Pvt.) Ltd.
Harare
South Africa
Siemens Ltd.
Johannesburg
Cape Town
Durban
Middleburg
Newcastle
Port Elizabeth
Pretoria

| Sudan Sheet4U.com | Brazil |
| :---: | :---: |
| National Electrical \& | Siemens S.A. |
| Commercial Company | São Paulo |
| (NECC) | Belém |
| Khartoum | Belo Horizonte |
| Swaziland | Campinas |
| Siemens (Pty.) Ltd. | Curitiba |
| Mbabane | Florianópolis |
| Tanzania | Porto Alegre |
| Tanzania Electrical | Recife |
| Services Ltd. | Rio de Janeiro |
| Dar-es-Salaam | Salvador de Bahía Vitoria |
| Tunesia |  |
| Sitelec S.A. | Canada |
| Tunis | Siemens Electric Ltd. Montreal, Québec |
| Zaire | Toronto, Ontario |
| SOFAMATEL S.P.R.L. |  |
| Kinshasa | Chile |
|  | INGELSAC |
| Zambia | Santiago de Chile |
| Electrical Maintenance |  |
| Lusaka Ltd. | Colombia |
| Lusaka | Siemens S.A. |
| Mining projects: | Bogotá |
| General Mining | Baranquilla |
| Industries Ltd. | Cali |
| Kitwe | Medellín |
|  | Costa Rica |
|  | Siemens S.A. |
|  | San José |
| America | Ecuador |
|  | Siemens S.A. |
|  | Quito |
| ArgentinaSiemens S.A. | OTESA |
|  | Guayaquil |
| Buenos Aires | Quito |
| Bahía Blanca |  |
| Córdoba | El Salvador |
| Mendoza | Siemens S.A. |
| Rosario | San Salvador |
| Bolivia | Guatemala |
| Sociedad Comercial e | Siemens S.A. |
| Industrial Hansa Ltd. | Ciudad de Guatemala |
| La Paz | Cludad de Guatemala |

Honduras
Representaciones Electroindustriales S. de R.L.
Tegucigalpa
Mexico
Siemens S.A.
México, D.F.
Culiacán
Gómez Palacio
Guadalajara
León
Monterrey
Puebla
Nicaragua
Siemens S.A.
Managua
Paraguay
Rieder \& Cia., S.A.C.I.
Asunción
Peru
Siemsa
Lima
Uruguay
Conatel S.A.
Montevideo
Venezuela
Siemens S.A.
Caracas
Valencia
United States
of America
Siemens Industrial
Automation Inc.
Alpharetta, Georgia

| Asia | Jordan Siemens AG (Jordan Branch) |
| :---: | :---: |
| Bahrain | Amman |
| Transitec Gulf | or |
| Manama | A.R. Kevorkian Co. |
| $\stackrel{\text { or }}{\text { Siemens Resident Engineer }}$ | Amman |
| Siemens Resident Engineer Abu Dhabi | Korea (Republic) |
|  | Siemens Electrical |
| Bangladesh | Engineering Co., Ltd. |
| Siemens Bangladesh Ltd. | Seoul |
| Dhaka | Pusan |
| Hong Kong | Kuwait |
| Jebsen \& Co., Ltd. | National \& German |
| Hong Kong | Electrical and Electronic |
|  | Service Co. (INGEECO) |
| India | Kuwait, Arabia |
| Siemens India Ltd. |  |
| Bombay | Lebanon |
| Ahmedabad | Ets. F.A. Kettaneh S.A. |
| Bangalore | Beirut |
| Calcutta |  |
| Madras | Malaysia |
| New Dehli | Siemens AG |
| Secundarabad | Malaysian Branch Kuala Lumpur |
| Indonesia |  |
| P.T.Siemens Indonesia | Oman |
| Jakarta | Waleed Associates |
| P.T. Dian-Graha Elektrika | Muscat |
| Jakarta | or |
| Bandung | Siemens Resident |
| Medan | Engineers |
| Surabaya | Dubai |
| Iran | Pakistan |
| Siemens Sherkate | Siemens Pakistan |
| Sahami Khass | Engineering Co., Ltd. |
| Teheran | Karachi |
| Iraq | Lahore |
| Samhiry Bros. Co. (W.L.L.) | Peshawer |
| Baghdad | Quetta |
| or | Rawalpindi |
| Siemens AG (Iraq Branch) |  |
| Baghdad | People's Republic of China Siemens Represen- |
| Japan | tative Office |
| Siemens K.K. | Beijing |
| Tokyo | Guangzhou Shanghai |

Philippine Islands
Maschinen \& Technik Inc.
(MATEC)
Manila
Qatar
Trags Electrical Engineering and
Air Conditioning Co.
Doha
or
Siemens Resident Engineer
Abu Dhabi
Saudi Arabia
Arabia Electric Ltd.
(Equipment)
Jeddah
Damman
Riyadh
Sri Lanka
Dimo Limited
Colombo

Syria
Siemens AG
(Damascus Branch)
Damascus
Taiwan
Siemens Liaison Office
Taipei
TAI Engineering Co., Ltd.
Taipei
Thailand
B. Grimm \& Co., R.O.P.

Bangkok
United Arab Emirates
Electro Mechanical Co.
Abu Dhabi
or
Siemens Resident Engineer
Abu Dhabi
Scientechnic
Dubai
or
Siemens Resident Engineer
Dubai

Asia (continued)<br>Yemen (Arab Republic)<br>Tihama Tractors \&<br>Engineering Co.o., Ltd.<br>Sanaa<br>or<br>Siemens Resident Engineer<br>Sanaa

## Australia

## Australia

Siemens Ltd.
Melbourne
Brisbane
Perth
Sydney

## New Zealand

Siemens Liaison Office
Auckland

## Index

## Index

| A |  |  |
| :---: | :---: | :---: |
| Accumulator | 8-10 | 8-12 |
| Actual operand | 7-14 |  |
| Addition | 8-31 |  |
| Address |  |  |
| - absolute | 5-9 |  |
| - relative | 5-10 |  |
| Address assignment | 6-7 |  |
| - in RAM | 6-15 |  |
| - in the system data area | 6-16 |  |
| AM flag | 12-10 |  |
| Analog input module | 11-1 | 11-11 |
| Analog modules |  |  |
| - addressing | 6-5 |  |
| Analog output module | 11-20 |  |
| Analog value |  |  |
| - conversion 11-22 |  |  |
| - output of (FB251) | 9-14 | 11-25 |
| - read in (FB250) | 9-14 | 11-17 |
|  | 11-22 |  |
| - scaling (FB250) | 9-14 | 11-22 |
| Argument | 9-5 |  |
| Arithmetic operations |  |  |
| - comparison | 8-30 |  |
| - system | 8-67 |  |
| Arithmetic unit | 2-5 |  |
| ASCII mode | 15-63 |  |
| Assigning parameters | 9-1 |  |
| Automation equipment |  |  |
| - fault | C-1 |  |
| B |  |  |
| Back-up battery | 4-8 |  |
| BASIC |  |  |
| - creating a program in | 15-66 |  |
| Basic operations | 8-1 |  |
| Battery | 4-8 |  |
| - failure (OB34) | 9-14 |  |
| Binary coded representation (BCD) | 7-31 | 7-32 |
| Binary divider | 8-71 |  |
| Binary scaler | 8-71 |  |
| Bit pattern | 11-11 |  |
| Bit test operation | 8-42 |  |

Block

- call operations
- end symbol
- header
- ID
- length
- parameters
- programming
- structure
- type

Boolean logic operation
Broken wire
BSTACK
Bus cable
Bus terminal
Bus unit

- installing

| $8-33$  <br> $9-4$  <br> $7-8$  <br> $9-1$  <br> $7-7$  <br> $7-5,9-10$  <br> $7-8$  <br> $7-6$ $-7-8$ <br> $7-5$  <br> $8-2$  <br> $11-7$  <br> $5-11$  <br> $13-1$  <br> $13-1$  <br> $2-2$  <br> $3-3$  |
| :--- | :--- |

## C

| CE marking | $14-1$ |
| :--- | :--- |
| Central Processing Unit (CPU) | $\frac{14}{2-1}, 3-2$ |
| Circuit diagram | $7-3$ |

## Clock data

- 12-hour mode
- 24-hour mode
- area
- range definition

Clock pulse generator
Clock time correction factor
Closed-loop control module
Code converter
-: 16

- : B4

Comment

- symbol

Communications module

- CP 521 Basic
- CP 521 SI

| Comparator module | $15-1$ |
| :--- | :--- |

Comparison

- operation

Complement

- one's
- two's

COMPRESS
Condition code generation

9-12

| $12-10$  <br> $12-10$  <br> $12-8$ $12-9$ <br> $12-15$  <br> $12-10$  <br> $8-73$  <br> $12-7$ $12-35$ <br> $15-41$  $\mathbf{l}$ |
| :--- | :--- |

Control

| - deviation | $9-21$ |
| :--- | :--- |
| - system flowchart (CSF) | $\frac{7-2}{9-12}$ |
| - variable | $\frac{9-19}{}$ |

Controller

- continuous action

Controller DB
Conversion operation
Coordination byte Receive (KBE)
Coordination byte Send (KBS)
Correction rate - algorithm

Correction value
Counter

> - loading
> - operation
> - resetting
> - scanning
> - setting

Counter module
$-25 / 500 \mathrm{kHz}$
$-2 \times 0$ to 500 Hz
Counting pulse sensor

- connection of

CPU
Crimp-snap-in

- connection method


## D

Data block

- calling
- deleting
- generating

Data cycle - interupt

Data exchange
DB1

- function

DB1 parameter

- transfering
- setting

Decimal format
Default DB1
Derivative action time
Design

- modular

Diagnostic

- module

Digital input module
Digital input/output module - address assignment

Digital logic operation

| $7-5$, | $7-16$ |
| :--- | :--- | :--- |
| $8-33$ | $8-35$ |
| $8-33$ | $8-35$ |
| $8-33$ | $8-35$ |
| $2-7$ |  |
| $2-7$ |  |
| $13-7$ |  |
| $9-1$, | $12-2$ |
| $7-17$ |  |
| $9-10$ | $12-2$ |
| $9-9$ |  |
| $9-10$ |  |
| $7-32$ |  |
| $9-1$, | $13-5$ |
| $9-19$ | $9-21$ |
|  |  |
| $1-2$ |  |
|  |  |
| $15-9$ |  |
| $3-13$ |  |
| $3-18$ | $6-4$ |
| $6-7$ |  |
| $8-44$ |  |


| Display generation operation | 8-39 |
| :---: | :---: |
| Divider: 16 | 9-13 |
| DO operation | 8-54 |
| E |  |
| Electromagnetic interference | 3-22 |
| Electronic cam controller module | 15-49 |
| Enable operation | 8-41 |
| Equipotential bonding | 3-31 |
| Error |  |
| - address | 5-9 |
| - analysis | 5-1, 5-4, 5-5 |
| - indication | 5-1 |
| - remedy | 5-4, 5-5 |
| - parameter error | 9-4, 9-8 |
| Expansion capability |  |
| - maximum | 2-8 |
| F |  |
| Fault |  |
| - automation equipment | C-1 |
| FB250 | 11-22 11-23 |
| FB251 | 11-25 |
| Field transfer | 8-66 |
| Filler | 9-1, 9-5 |
| Flags | 2-4, 7-3 |
| FORCE VAR | 12-19 |
| Formal operand | 8-58 |
| Four wire circuit | 11-6 |
| Function module |  |
| - addressing | 6-7 |
| Function block | 7-5, 7-11 |
| - calling | 7-14 |
| - header | 7-12 |
| - integrated | 9-11 |
| - setting parameters | 7-12, 7-15 |

## G

GRAPH 5
$7-1$
Grounding
3-30

## H

Hexadecimal representation 7-31
I

## IM

IM 315
2-2
IM 316
3-5
Increment operation
8-52
Input
Input/output module

| $7-3$ |
| :--- |
| $2-2$ |


| Installation of the S5-100U | 3-1 |
| :---: | :---: |
| wwr- electrical $4 \mathrm{U} . \mathrm{com}$ | 3-20 3-21 |
| - horizontally | 3-7 |
| - mechanical | 3-1 |
| - mechanical, with external |  |
| I/Os | 3-4 |
| - vertical | 3-8 |
| Integral action time (TN) | 9-19 |
| Interface |  |
| - module | 2-2, 3-5, 3-6 |
| - serial | 2-4 |
| Interrupt |  |
| - disable | 8-53 |
| - PII | 7-29 10-3 |
| - PIQ | 7-29 10-3 |
| - reaction time | 10-7 |
| Interrupt data cycle | 2-7 |
| I/O bus | 2-5, 2-6, 15-10 |
| I/O modules | 3-13 5 5-12 |
| J |  |
| Jump |  |
| - processing | 8-57 |
| - operation | 8-56 |
| L |  |
| Ladder diagram (LAD) | 7-1 |
| Leap year | 12-10 |
| Lightning protection | 3-30 |
| Linerization | 11-8 |
| Load operation | 8-10 8-11 8-40, |
|  | 8-64 |
| Loading a time | 8-14 |
| M |  |
| Mode change | 7-21 |
| Modular design | 1-2 |
| Momentary contact relay/edge evaluation | 8-71 |
| Monitoring | 5-10 |
| Mounting rail |  |
| - standard | 2-2 |
| Multiplier: 16 | 9-16 |
| N |  |
| Nesting depth | 7-6 |
| "NO" operation | 8-38 |
| Normal mode | 7-19 |
| Number |  |
| - format | 7-31 |


| 0 |  |
| :---: | :---: |
| OB2 | 10-1, 10-4 |
| OB13 | 7-28 |
| OB21 | 7-24 |
| OB22 | 7-24 |
| On-delay | 8-22. 8-23 |
| - stored | 8-23 |
| - timer | 15-6 |
| Operand | 7-1 |
| - areas | 7-3 |
| - ID | 7-1 |
| Operating hours counter | 12-7, 12-30 |
| Operating mode |  |
| - changing | 4-2 |
| - display | 4-1 |
| - panel | 4-2 |
| - start-up | 4-2 |
| - switch | 4-1 |
| Operating system | 2-7 |
| Operation | 7-1, 8-1 |
| - basic | 8-1 |
| - Boolean logic | 8-2-8-7 |
| - set/reset | 8-7-8-9 |
| - supplementary | 8-1 |
| - system | 8-1 |
| Organization block | 7-5, 7-9, 7-18 |
| - integrated | 9-14 |
| Output | 7-3 |
| Overall reset | 4-2 |
| P |  |
| Parameter |  |
| - function block | 7-12 |
| Parameter block | 9-1, 9-5 |
| Parameter error | 9-4 |
| - correction | 9-6 |
| - locating | 9-8 |
| - recognizing | 9-8 |
| Parameter error code | 9-2, 9-7 |
| - scanning | 9-6 |
| Parameter name | 9-5 |
| PID control algorithm |  |
| (OB251) | 9-15 |
| PM flag | 12-10 |
| Position |  |
| - decoding | 15-29 |
| - resolution | 15-19, 15-26, |
|  | 15-30 |


| Position sensor |  |
| :---: | :---: |
| wwu- connecting .com | 15-20 15-2 |
| Positioning | 15-57 |
| - algorithm | 9-18 |
| - closed-loop controlled | 15-60 |
| - open-loop controlled | 15-56 |
| Positioning module |  |
| - IP 263 | 15-45 |
| - IP 266 | 15-55 |
| Power supply |  |
| - frequency | 11-7 |
| - module | 2-1, 3-2, 3-12 |
|  | 3-20 |
| Printer communications module CP521 | 15-62 |
| Printer mode | 15-63 |
| Process image (PII, PIQ) | 2-4, 7-29 |
| Process image I/O tables | 10-4 |
| - interrupt | 6-12 |
| - PII | 6-8, 6-10, 10-3 |
| - PIQ | 6-8, 6-11, 10-3 |
| Processor | 2-5 |
| Program |  |
| - block | 7-5, 7-11 |
| - memory | 2-4, 7-30 |
| - structured | 8-33 |
| Program check | 4-11 |
| Program processing | 7-18 |
| - cyclical | 7-26 |
| - interrupt-driven | 6-12 7-29 10-1 |
| - time-controlled | 6-12, 7-28 |
| Programmable controller |  |
| Programming |  |
| - linear | 7-4 |
| - structured | 7-5 |
| Prompt time | 12-6 12-25 |
| Proportional gain | 9-19 |
| PT 100 | 11-6 |
| Pulse generator |  |
| - connection of | 15-21 |
| Pulse timer | 8-20 |
| - extended | 8-21 |
| R |  |
| Reaction time |  |
| - interrupt | 10-5 |

Real-time clock

- integral
- reading
- setting

Receive Mailbox (EF)
Reference

- point approach
- pulse
- signal
- variable

Reference potential
Register contents

- loading and transfering

Removing the S5-100U
Response time
Retentive characteristics
Retriggering

- OB31

RLO

## S

Sampling interval
Scan cycle time trigger
Scan monitoring time
Screw-type

- connection method

SEARCH

- function

Send Mailbox (SF)
Sensor lines
Serial interface
Sequence block
Set operation
Set/reset operation
Setpoint
Set time
Setting parameters

- for function blocks

Shielding
Shift operation
Shift register

- length

Shunt resistor
Simulator

- module

SINEC L1

- local area network


| $15-31$ |
| :--- |
| $15-32$ |
| $15-32$ |
| $9-21$ |
| $11-1$ |

8-65
3-1, 3-2
7-27
2-5
8-33
8-33

| $9-18$ | $9-21$ |
| :--- | :--- |
| $7-26$ |  |
| $7-26$ |  |
| $3-18$ |  |
| $3-9$ |  |
| $\frac{\|l\| l \mid}{\mid 5-11}$ |  |
| $4-11$ |  |
| $13-2$ |  |
| $11-19$ |  |
| $2-4$ |  |
| $7-5$, | $7-11$ |
| $8-64$ |  |
| $8-7$ | $8-9$ |
| $9-19$ | $9-21$ |
| $15-5$ |  | 7-15 3-29 8-48 2-6 2-8

11-5

Slave
Slot addressing
SONAR BERO
Start ID
START-UP
Starting up
Statement list (STL)
STATUS
STATUS VAR
Status word
Stepper motor control STOP operation
Substitution operation
Subtraction operation
Supplimentary operation
System

- data
- operations
- parameters

System data area
System data word
System characteristics

- defining in DB1


## T

Terminal block
Temperature

- compensation

Test function

- STATUS

Test mode
Thermocouples
Time

- base
- loading

Time constant

- dominant

Timer

- module
- operation
- reset
- starting

Transfer

- operation

Transfering a time
Two's complement

13-3 13-5
6-1
11-23
9-4, 9-5
4-1, 7-24
4-4
7-1
4-8
4-9
12-12. 12-15
15-59
8-39
8-58
8-31
8-1, 8-31
6-16
8-1, 8-64-8-67
5-14
12-15
13-2
9-11

3-10
11-3
11-8

| $4-8$ |  |
| :--- | :--- |
| $7-19$ |  |
| $11-2$ |  |
| $8-17$ |  |
| $8-16$ | $8-17$ |
| $8-14$ | $8-17$ |

\[

\]

U
USTACK 5-1

## W

Wiring

- arrangement 3-29

Wiring method

- crimp-snap-in terminals 3-10
- screw-type terminals 3-9


# Siemens AG 

A\&D AS E 148
Postfach 1963
D-92209 Amberg
Federal Republic of Germany

## From:

Your Name:
Your Title:
Company Name:
Street: $\qquad$
City, Zip Code: $\qquad$
Country: $\qquad$
Phone: $\qquad$

Please check any industry that applies to you:
$\square$ Automotive
$\square$ Chemical
$\square$ Electrical Machinery
$\square$ Food
$\square$ Instrument and Control
$\square$ Nonelectrical Machinery
$\square$ Petrochemical

## Remarks Form

Your comments and recommendations will help us to improve the quality and usefulness of our publications. Please take the first available opportunity to fill out this questionnaire and return it to Siemens.

## Title of Your Manual:

Order No. of Your Manual:
Edition: $\qquad$

Please give each of the following questions your own personal mark within the range from 1 (very good) to 5 (poor).

1. Do the contents meet your requirements?
2. Is the information you need easy to find?
3. Is the text easy to understand?
4. Does the level of technical detail meet your requirements?
5. Please rate the quality of the graphics/tables:


Additional comments:
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$


[^0]:    * The length of the DB must be loaded into ACCU 1 before execution of the operation. A length of 0 makes the DB invalid.
    ** Data blocks DB0 and DB1 are reserved for special functions.

[^1]:    1 The "L..." statement does not affect the condition codes. An addition ( +F ) is executed with the constant $0000_{H}$ so that the "JZ" operation can evaluate the contents of the accumulator.

[^2]:    It is possible to have larger gains, if sudden incremental changes to the system deviation are small enough. This is the reason you have to divide larger deviations into smaller ones such as adding the setpoint via a ramp function.
    ** The factor 0.001 is an approximate value. The exact value of the factor is $1 / 1024$ or 0.000976 .

[^3]:    * $\mathrm{T}_{\mathbf{R K}, \text { dom }}=$ dominant system time constant of the closed control loop

[^4]:    * In the overrange area, the current slope of the characteristic curve is maintained when leaving the linearized nominal range.

[^5]:    $2 \times 1$ to 5 V 6ES5 470-8MD12
    $2 \times 4$ to 20 mA 6ES5 470-8MC12

[^6]:    * The KBE/KBS is in the high-order byte of the given data word.

[^7]:    * Peak value (no effective value specified)

[^8]:    * 1 RLO dependent?

[^9]:    * 1 RLO dependent?

    2 RLO affected?
    3 RLO reloaded?

[^10]:    * 1 RLO dependent?

    2 RLO affected?
    3 RLO reloaded?

[^11]:    The information in this manual is checked regularly for updating and correctness and may be modified without prior notice. The information contained in this manual is protected by copyright. Photocopying and translation into other languages is not permitted without express permission from Siemens.

